Difference between revisions of "Datasheets"

From CSE462 Wiki
Jump to navigationJump to search
Line 1: Line 1:
 +
*[[media:Dev_Board_Manual.pdf|Digilent NEXYS 4 DDR Development Board Manual]]
 +
*[[media:Dev_Board_Schematics.pdf|Digilent NEXYS 4 DDR Development Board Schematics]]
 +
 +
 
*[[media:Atlys_rm.pdf|Atlys FPGA Development Board Manual]]
 
*[[media:Atlys_rm.pdf|Atlys FPGA Development Board Manual]]
 
*[[media:Atlys_sch.pdf|Atlys FPGA Development Board Schematic]]
 
*[[media:Atlys_sch.pdf|Atlys FPGA Development Board Schematic]]

Revision as of 19:52, 18 January 2018