Difference between revisions of "Datasheets"

From CSE462 Wiki
Jump to navigationJump to search
Line 11: Line 11:
 
*[[media:ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]]
 
*[[media:ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]]
 
*[[media:ug381.pdf|Xilinx Spartan 6 LX SelectIO Resources]]
 
*[[media:ug381.pdf|Xilinx Spartan 6 LX SelectIO Resources]]
*[[media:ug382.pdf|Spartan 6 FPGA Clocking Resources User Guide]]
+
*[[media:ug382.pdf|Xilinx Spartan 6 FPGA Clocking Resources User Guide]]
 
*[[media:ug385.pdf|Xilinx Spartan 6 FPGA Packaging and Pinouts]]
 
*[[media:ug385.pdf|Xilinx Spartan 6 FPGA Packaging and Pinouts]]
 
*[[media:spartan6_hdl.pdf|Xilinx Spartan 6 Libraries Guide for HDL (see page 225)]]
 
*[[media:spartan6_hdl.pdf|Xilinx Spartan 6 Libraries Guide for HDL (see page 225)]]
Line 17: Line 17:
 
*[[media:wp420-DDR3-SI-PCB.pdf|Xilinx Virtex 6/Spartan 6 DDR3/PCB Whitepaper]]
 
*[[media:wp420-DDR3-SI-PCB.pdf|Xilinx Virtex 6/Spartan 6 DDR3/PCB Whitepaper]]
 
*[[media:pg140-cic-compiler.pdf|Xilinx LogiCORE IP CIC Compiler V4.0]]
 
*[[media:pg140-cic-compiler.pdf|Xilinx LogiCORE IP CIC Compiler V4.0]]
*[[media:cgd.pdf| ISE V10 Constraints Guide (see page 206)]]
+
*[[media:cgd.pdf|Xilinx ISE V10 Constraints Guide (see page 206)]]
 
*[[media:Ug612.pdf|Xilinx ISE Timing Closure User Guide (see page 17)]]
 
*[[media:Ug612.pdf|Xilinx ISE Timing Closure User Guide (see page 17)]]
  

Revision as of 14:20, 4 May 2017