Difference between revisions of "Syllabus"
From CSE362 Wiki
Jump to navigationJump to searchLine 36: | Line 36: | ||
|4 | |4 | ||
|SEPT 6 | |SEPT 6 | ||
− | | | + | |Introduction to Memory<br />Address Decoding |
− | + | |[[media:Ch7CSDA.pdf|Chapter 7]]<br />[[media:Am27c256.pdf|AM27C256 EPROM Datasheet]]<br />[[media:EPROM_Example.pdf|EPROM Example]]<br />[[media:Cy7c199n_8.pdf|CY7C199N SRAM Datasheet]]<br />[[media:SRAM_Example.pdf|SRAM Example]] | |
| | | | ||
| | | | ||
+ | |||
|- | |- | ||
|5 | |5 | ||
|SEPT 11 | |SEPT 11 | ||
− | | | + | |Microprogramming the RSRC |
− | + | |[[media:Ch5CSDA.pdf|Chapter 5]]<br />[[media:Microprogrammed_RSRC_Control_Unit.pdf|Microprogrammed RSRC Control Unit]]<br />[[media:Control.pdf|Microprogrammed RSRC CONTROL.VHD]]<br />[[media:Controlstore.pdf|Microprogrammed RSRC CONTROLSTORE.VHD]]<br />[[media:Microcodedsrcvhdl.zip|Microcoded RSRC VHDL Zip File]]<br />[[media:64-ia-32-architectures-software-developer-vol-3a-part-1-manual.pdf|Intel Software Developer's Manual (see pages 285, 339)]]<br />[[media:Microprogrammed_RSRC_Control_Unit_Modifed.pdf|Microprogrammed RSRC Control Unit Modified]] | |
| | | | ||
| | | | ||
Line 52: | Line 53: | ||
|6 | |6 | ||
|SEPT 13 | |SEPT 13 | ||
− | |Pipelining | + | |1-Bus vs 2-Bus vs 3-Bus Microarchitecture<br />Introduction to Pipelining |
− | |[[media: | + | |[[media:Ch4WDR.pdf|Chapter 4]]<br />[[media:Two_Bus_SRC.pdf|2-Bus SRC Block Diagrams]]<br />[[media:3_Bus_Block_Diagrams.pdf|3-Bus SRC Block Diagrams]]<br />[[media:Ch5CSDA.pdf|Chapter 5]]<br />[[media:BasicPipelinedSRC.pdf|Basic Pipelined SRC/RSRC]] |
| | | | ||
| | | | ||
Line 60: | Line 61: | ||
|7 | |7 | ||
|SEPT 18 | |SEPT 18 | ||
− | | | + | |Pipelining the SRC/RSRC |
− | + | |[[media:Ch5CSDA.pdf|Chapter 5]]<br />[[media:Table_5P1.pdf|Table 5.1]]<br />[[media:BasicPipelinedSRC.pdf|Basic Pipelined SRC/RSRC]]<br />[[media:Corrected_Figure_5.15.pdf|Corrected Figure 5.15]] | |
| | | | ||
| | | | ||
Line 68: | Line 69: | ||
|8 | |8 | ||
|SEPT 20 | |SEPT 20 | ||
− | | | + | |Pipelined SRC/RSRC VHDL/FPGA Implementation<br /><br />Interrupts/Exceptions |
− | | | + | |[[media:Ch5CSDA.pdf|Chapter 5]]<br />[[media:Pipelined_SRC.pdf|Pipelined SRC/RSRC Execution Simulation]]<br />[[media:Ch4WDR.pdf|Chapter 4]] |
| | | | ||
| | | | ||
Line 76: | Line 77: | ||
|9 | |9 | ||
|SEPT 25 | |SEPT 25 | ||
− | | | + | |Review |
− | | | + | | |
| | | | ||
| | | | ||
− | |||
|- | |- | ||
|10 | |10 | ||
− | |SEPT | + | |SEPT 27 |
|Exam 1 | |Exam 1 | ||
| | | |