The SRC Instruction Set

Register Structure: 32 32-bit General Purpose Registers. Memory: 2³² memory bytes, byte addressable. Word Size: 32 bits. Instruction size: 32 bits.

Category	Opcode	Operands	Meaning		
	1d	ra, c2	Load from absolute address; rb is register 0.		
	1d	ra, c2(rb)	Load from displacement address.		
	ldr	ra, cl	Load from relative address.		
Load and	st	ra, c2	Store into absolute address; rb is register 0.		
Store	st	ra, c2(rb)	Store into displacement address.		
	str	ra, c1	Store into relative address.		
	1a	ra, c2	Load value of absolute address into ra; rb is register 0.		
	1a	ra, c2(rb)	Load value of displacement address into ra.		
	lar	ra, c1	Load value of relative address into ra.		
	add	ra, rb, rc	Add rb to rc, and put result in ra.		
	addi	ra, rb, c2	Add rb to immediate constant, and put result in ra.		
	sub	ra, rb, rc	Subtract rc from rb, and put result in ra.		
	neg	ra, rc	Place 2's complement negative of rc into ra.		
Arithmetic	or	ra, rb, rc	OR rb and rc, and put result in ra.		
	ori	ra, rb, c2	OR rb and immediate constant, and put result in ra.		
	and	ra, rb, rc	AND rb and rc, and put result in ra.		
	andi	ra, rb, c2	AND rb and immediate constant, and put result in ra.		
*	not	ra, rc	Place logical NOT of rc into ra.		
	shr	ra, rb, c3	Shift rb right into ra by constant shift count c3 ≤ 31.		
	shr	ra, rb, rc	Shift rb right into ra by count in rc; c3 is 0.		
	shra	ra, rb, c3	Shift rb right with sign-extend into ra by constant c3		
	shra	ra, rb, rc	Shift rb right with sign-extend into ra by count in rc.		
Shift	, sh1	ra, rb, c3	Shift rb left into ra by constant c3.		
	shl	ra, rb, rc	Shift rb left into ra by count in rc; c3 is 0.		
	shc	ra, rb, c3	Shift rb left circularly into ra by constant c3.		
	shc	ra, rb, rc	Shift rb left circularly into ra by count in rc; c3 is 0.		
n	br	rb, rc, c3	Branch to target in rb if rcl satisfies condition c3.		
Branch	brl	ra,rb,rc,c3	Branch to rb if rc satisfies c3, and save PC in ra.		

						
	br	rb	Branch unconditionally to rb.			
	brl	ra, rb	Branch unconditionally to rb, and save PC in ra.			
	brlnv	ra	Do not branch, but save PC in ra.			
	brnv		Branch never.			
	brzr	rb, rc	Branch to rb if rc is zero.			
Branch (cont'd.)	brlzr	ra, rb, rc	Branch to rb if rc is zero, and save PC in ra.			
(00,000 00)	brnz	rb, rc	Branch to rb if rc is nonzero.			
	brlnz	ra, rb, rc	Branch to rb if rc is nonzero, and save PC in ra.			
	brpl	rb, rc	Branch to rb if rc is positive or zero (sign is plus).			
	brlpl	ra, rb, rc	Branch to rb if rc is positive, and save PC in ra.			
	brmi	rb, rc	Branch to rb if rc is negative (sign is minus).			
i Die Was Ades	brlmi	ra, rb, rc	Branch to rb if rc is negative, and save PC in ra.			
	nop		No operation. Used to insert pipeline bubble.			
	stop		Set Run to zero, halting the machine.			
Miscellaneous	een		Exception enable. Set overall exception enable bit.			
	edi		Exception disable. Clear overall exception enable.			
	rfi		Return from interrupt. PC ←IPC; enable exceptions.			
	svi	ra, rb	Save II and IPC in ra and rb, respectively.			
	ri	ra, rb	Restore II and IPC from ra and rb, respectively.			

SRC Assembly Language Conventions

A line of SRC assembly code has the form:

Label: op-code operands ;comments.


The label and its associated colon may be missing. The op-code field contains either a machine instruction mnemonic of a few lower case letters or an assembler pseudo operation that begins with a period. The pseudo operations used are summarized below and in Table B.1.

.org	Value	Load the program starting at address Value.
.equ	Value	Define the Label symbol to be the constant Value.
.dc	Value [,Value]	Allocate memory words and set to the 32-bit Values.
.dcb	Value [,Value]	Allocate bytes and load them with the 8-bit Values.
.dch	Value [,Value]	Allocate halfwords and load with the 16-bit Values.
.db	Count	Allocate storage for Count bytes.
.dh	Count	Allocate storage for Count 16-bit halfwords.
.dw	Count	Allocate storage for Count 32-bit words.

Values are assumed to be decimal unless terminated by B (binary) or H (hexadecimal).

SRC INSTRUCTION TYPES

<u>31 27</u>	26 22	21			0	
ор						Type 1
<u>31 27</u>						
ор	ra	rb		c2		Type 2
31 27						
ор	ra	rb	rc	c3		Type 3



Copyright @ 2004 Pearson Prentice Hall, Inc.