Syllabus

FALL 2017

LECTURE	DATE	TOPICS	PREPARATION	DUE	ASSIGNED
1	AUG 29	Course Introduction Classification of Computers and Instructions	Course Introduction Chapter 1 Chapter 2
2	AUG 31	Addressing Modes RISC vs. CISC The Simple RISC (SRC) SRC Assembly Language	Chapter 2 The Case for the RISC		Homework 1
3	SEPT 5	SRC Abstract RTN Displacement-Based Addressing	Chapter 2 SRC Abstract RTN Displacement-Based Addressing
4	SEPT 7	1-Bus SRC Microarchitecture 1-Bus SRC Concrete RTN	Chapter 4 1-Bus SRC Block Diagrams 1-Bus SRC RTN	Homework 1	Homework 2
5	SEPT 12	1-Bus SRC Control FSM 2-Bus SRC Microarchitecture 3-Bus SRC Microarchitecture	Chapter 4 2-Bus SRC Block Diagrams 3-Bus SRC Block Diagrams
6	SEPT 14	SRC VHDL Implementation	VHDL Tutorial 1-Bus SRC VHDL	Homework 2	Homework 3
7	SEPT 19	SRC FPGA Implementation	1-BUS SRC Vivado Tutorial Vivado Clock Constraint Tutorial
8	SEPT 21	Interrupts/Exceptions	Chapter 4	Homework 3
9	SEPT 26	Exam 1
10	SEPT 28	Introduction to Memory Memory Space Decoding Introduction to Schematic Capture	Chapter 7 AM27C256 EPROM Datasheet EPROM Example CY7C199N SRAM Datasheet SRAM Example		Homework 4
11	OCT 3	Schematic Capture Details Memory Boards and Modules	Chapter 7 ExpressSCH Quick Start Guide
12	OCT 5	FPM DRAM SRC FPM DRAM Design Examples	FPM DRAM Datasheet SRC FPM DRAM Design Examples	Homework 4	Homework 5
13	OCT 10	SDRAM DDR DRAM DDR2 DRAM DDR3 DRAM	DRAM Types MT48LC8M8A2 SDRAM Datasheet MT46V128M8 DDR DRAM Datasheet MT47H256M8 DDR2 DRAM Datasheet MT41J512M8 DDR3 DRAM Datasheet MT40A1G8 DDR4 DRAM DDR2 Core for Digilent NEXYS4DDR Board Xilinx DDR3 Core for 7 Series FPGAs
14	OCT 12	Cache Virtual Memory	Chapter 7 SRC Cache Example SRC Cache Datapath Example Intel Core i7 (Haswell) Cache Parameters Virtual Memory Concepts Virtual Memory H&P	Homework 5	Homework 6
	OCT 17	Fall Break
15	OCT 19	Memory-Mapped I/O Shared I/O Polling Interrupt-Driven I/O Direct Memory Access (DMA) The Multi-Master SRC Bus Bus Arbitration	Chapter 8 SRC Stereo Card Bus Alternatives SRC IN and OUT RTN Three-Slot Multi-Master SRC Motherboard	Homework 6	Homework 7
16	OCT 24	The PCI Bus	PCI Lecture Notes X86 Chipset Evolution
17	OCT 26	Serial vs. Parallel I/O Buses PCIe	LTSPICE Tutorial Reflection Lecture PCIe Lecture	Homework 7	Homework 8
18	OCT 31	Parity Hamming Codes ECC Memory	Chapter 8 Coding Theory 101 Hamming Codes PCIe CRC
19	NOV 2	Disks Video DACs ADCs	Chapter 9 SRC Video Example R2R DAC Example Flash ADC Example	Homework 8
20	NOV 7	USB 2.0/3.0 IEEE 1394 (Firewire)	Chapter 10 USB 2.0 Specification
21	NOV 9	Exam 2
22	NOV 14	Introduction to Pipelining	Chapter 5 The Case for RISC Basic Pipelined SRC	Homework 9
23	NOV 16	Pipelining the SRC	Chapter 5 Table 5.1 Pipelined SRC Execution Simulation Corrected Figure 5.15
24	NOV 21	Microprogramming the SRC	Chapter 5 Microprogrammed SRC Control Unit Microprogrammed SRC CONTROL.VHD Microprogrammed SRC CONTROLSTORE.VHD Microcoded SRC VHDL Zip File Intel Software Developer's Manual (see pages 285, 339)	Homework 9	Homework 10
	NOV 23	Thanksgiving Break
25	NOV 28	Very Long Instruction Word (VLIW) Computing Superscalar/Out-of-Order Processing 64-Bit Desktop Computing: AMD vs. Intel Explicitly Parallel Instruction Computing (EPIC)	CPU History Fisher Paper 1 Fisher Paper 2 VLIW Notes AMD K7 Presentation AMD Hammer Intel Intanium
26	NOV 30	Transmeta Crusoe Symmetric Multiprocessing (SMP) Simultaneous Multithreading (SMT) Introduction to Multicore/Cache Coherency →Global Directory →MESI (Snoopy/Pentium II) →MOESI (ccNUMA/AMD Hammer) →MESIF (ccNUMA/Intel Xeon Phi	David Ditzel Transmeta Crusoe White Paper HP Transmeta Crusoe Laptop Intel Core i9 SPARC T5 Censier Paper Illinois Protocol Paper (1984) Intel Pentium II MESI Chipset AMD Hammer Intel Xeon Phi	Homework 10
27	DEC 5	Supercomputing	Top 500
28	DEC 7	Exam 3