

Processor State

PC<31..0>:	Program counter (address of next instruction)
IR<31..0>:	Instruction register
Run:	1-bit run/halt indicator
Start:	Start signal
R[0..31]<31..0>:	General purpose registers

Main Memory State

$$\text{Mem}[0..2^{32} - 1][7..0]: \quad 2^{32} \text{ addressable bytes of memory}$$

$$M[x]<31..0> := \text{Mem}[x]\#\text{Mem}[x+1]\#\text{Mem}[x+2]\#\text{Mem}[x+3]$$

Instruction Formats

op<4..0> := IR<31..27>:	Operation code field
ra<4..0> := IR<26..22>:	Target register field
rb<4..0> := IR<21..17>:	Operand, address index, or branch target
rc<4..0> := IR<16..12>:	Second operand, condition, or shift count
c1<21..0> := IR<21..0>:	Long displacement field
c2<16..0> := IR<16..0>:	Short displacement or immediate field
c3<11..0> := IR<11..0>:	Count or modifier field

Effective Address Calculations

$$\text{disp}(31..0) := ((rb=0) \rightarrow c2<16..0> \{ \text{sign ext} \}) : \text{Displacement}$$

$$(rb \neq 0) \rightarrow R[rb] + c2<16..0> \{ \text{sign ext., 2's comp.} \} : \text{address}$$

rel<31..0> := PC<31..0> + c1<21..0> \{ \text{sign ext., 2's comp.} \} : Rel. address

(instruction_interpretation := (

$\neg(\text{Run} \wedge \text{Start}) \rightarrow \text{Run} \leftarrow 1$; instruction_interpretation);

Run $\rightarrow (\text{IR} \leftarrow M[\text{PC}]; \text{PC} \leftarrow \text{PC} + 4; \text{instruction_execution});$

instruction_execution := (
ld (:= op=1) $\rightarrow R[ra] \leftarrow M[\text{disp}]$:	ld ra, offset(rb)
ldr (:= op=2) $\rightarrow R[ra] \leftarrow M[\text{rel}]$:	ldr ra, offset
st (:= op=3) $\rightarrow M[\text{disp}] \leftarrow R[ra]$:	st ra, offset(rb)
str (:= op=4) $\rightarrow M[\text{rel}] \leftarrow R[ra]$:	str ra, offset(rb)
la (:= op=5) $\rightarrow R[ra] \leftarrow \text{disp}$:	la ra, offset(rb)
lar (:= op=6) $\rightarrow R[ra] \leftarrow \text{rel}$:	lar ra, offset
br (:= op=8) $\rightarrow (\text{cond} \rightarrow \text{PC} \leftarrow R[rb])$:	br(l)nv(ra)
brl (:= op=9) $\rightarrow (R[ra] \leftarrow \text{PC}; \text{cond} \rightarrow (\text{PC} \leftarrow R[rb]))$:	br(l)ra, rb
	Load reg. adr.

Branch Instructions

cond := (c3<2..0>=0 $\rightarrow 0$: addi (:= op=12) $\rightarrow R[ra] \leftarrow R[rb] + R[rc]$:)	br(l)nv(ra)	Never
c3<2..0>=1 $\rightarrow 1$: addi (:= op=13) $\rightarrow R[ra] \leftarrow R[rb] + c2<16..0>$	br(l)(ra,rb)	Always
{2's comp. sign ext.}: {2's comp. sign ext.}:	bzr(l)(ra,rb,rc)	A[lt;0]
sub (:= op=14) $\rightarrow R[ra] \leftarrow R[rb] - R[rc]$:	brnz(l)(ra,rb,rc)	R[rc] $\neq 0$
neg (:= op=15) $\rightarrow R[ra] \leftarrow -R[rc]$:	brpl(l)(ra,rb,rc)	R[rc] ≥ 0
and (:= op=20) $\rightarrow R[ra] \leftarrow R[rb] \wedge R[rc]$:	brm(l)(ra,rb,rc)	R[rc] < 0
andi (:= op=21) $\rightarrow R[ra] \leftarrow R[rb] \wedge c2<16..0> \{ \text{sign-extend} \}$:	br(l)ra,rb,rc	Conditional branch
or (:= op=22) $\rightarrow R[ra] \leftarrow R[rb] \vee R[rc]$:		
ori (:= op=23) $\rightarrow R[ra] \leftarrow R[rb] \vee c2<16..0> \{ \text{sign-extend} \}$:		
not (:= op=24) $\rightarrow R[ra] \leftarrow \neg R[rc]$:		Branch and link

Shift Instructions

n := ((c3<4..0>=0) $\rightarrow R[rc](4..0)$:)	Shift count in a register or constant field of the inst.
(c3<4..0> $\neq 0$) $\rightarrow c3<4..0>$:	
shr (:= op=26) $\rightarrow R[ra](31..0) \leftarrow (n @ 0) \# R[rb](31..n)$:	shr ra,rb,cnt; shr ra,rb,rc
shra (:= op=27) $\rightarrow R[ra](31..0) \leftarrow (n @ R[rb](31..1)) \# R[rb](31..n)$:	
shl (:= op=28) $\rightarrow R[ra](31..0) \leftarrow R[rb](31..n..0) \# (n @ 0)$:	
shc (:= op=29) $\rightarrow R[ra](31..0) \leftarrow R[rb](31..n..0) \# R[rb](31..32-n)$:	

Miscellaneous Instructions

nop (:= op=0) \rightarrow :	No operation
stop (:= op=31) $\rightarrow \text{Run} \leftarrow 0$	Stop instruction
instruction_interpretation :	End of instruction_execution