Difference between revisions of "Syllabus"

From CSE362 Wiki
Jump to navigationJump to search
Line 22: Line 22:
 
|RISC vs. CISC<br />The Really Simple RISC (RSRC)<br />SRC Assembly Language
 
|RISC vs. CISC<br />The Really Simple RISC (RSRC)<br />SRC Assembly Language
 
|[[media:Ch2CSDA.pdf‎|Chapter 2]]<br />[[media:RISC.pdf‎|The Case for the RISC]]<br />[https://en.wikipedia.org/wiki/David_Patterson_(computer_scientist) David Patterson]<br />[https://www.ece.iastate.edu/profiles/david-ditzel/ David Ditzel]<br />[[media:The_Really_Simple_RISC_Computer.pdf|The Really Simple RISC Computer]]
 
|[[media:Ch2CSDA.pdf‎|Chapter 2]]<br />[[media:RISC.pdf‎|The Case for the RISC]]<br />[https://en.wikipedia.org/wiki/David_Patterson_(computer_scientist) David Patterson]<br />[https://www.ece.iastate.edu/profiles/david-ditzel/ David Ditzel]<br />[[media:The_Really_Simple_RISC_Computer.pdf|The Really Simple RISC Computer]]
|
 
|Homework 1
 
 
|-
 
|3
 
|SEPT 4
 
|SRC Abstract RTN<br />Displacement-Based Addressing
 
|[[media:Ch2CSDA.pdf‎|Chapter 2]]<br />[[media:SRC_RTN.pdf‎|SRC Abstract RTN]]<br />[[media:DISPLACEMENT.pdf‎|Displacement-Based Addressing]]
 
 
|
 
|
 
|
 
|
Line 38: Line 30:
 
|1-Bus SRC Microarchitecture<br />1-Bus SRC Concrete RTN
 
|1-Bus SRC Microarchitecture<br />1-Bus SRC Concrete RTN
 
|[[media:Ch4WDR.pdf‎|Chapter 4]]<br />[[media:1-Bus_Block_Diagrams.pdf‎|1-Bus SRC Block Diagrams]]<br />[[media:1busrtn.pdf |1-Bus SRC RTN]]
 
|[[media:Ch4WDR.pdf‎|Chapter 4]]<br />[[media:1-Bus_Block_Diagrams.pdf‎|1-Bus SRC Block Diagrams]]<br />[[media:1busrtn.pdf |1-Bus SRC RTN]]
|Homework 1
+
|
|Homework 2
+
|
  
 
|-
 
|-
Line 46: Line 38:
 
|Microprogramming the SRC
 
|Microprogramming the SRC
 
|[[media:Ch5CSDA.pdf‎‎|Chapter 5]]<br />[[media:Microprogrammed_SRC_Control_Unit.pdf‎|Microprogrammed SRC Control Unit]]<br />[[media:Control.pdf‎|Microprogrammed SRC CONTROL.VHD]]<br />[[media:Controlstore.pdf‎|Microprogrammed SRC CONTROLSTORE.VHD]]<br />[[media:Microcodedsrcvhdl.zip|Microcoded SRC VHDL Zip File]]<br />[[media:64-ia-32-architectures-software-developer-vol-3a-part-1-manual.pdf|Intel Software Developer's Manual (see pages 285, 339)]]
 
|[[media:Ch5CSDA.pdf‎‎|Chapter 5]]<br />[[media:Microprogrammed_SRC_Control_Unit.pdf‎|Microprogrammed SRC Control Unit]]<br />[[media:Control.pdf‎|Microprogrammed SRC CONTROL.VHD]]<br />[[media:Controlstore.pdf‎|Microprogrammed SRC CONTROLSTORE.VHD]]<br />[[media:Microcodedsrcvhdl.zip|Microcoded SRC VHDL Zip File]]<br />[[media:64-ia-32-architectures-software-developer-vol-3a-part-1-manual.pdf|Intel Software Developer's Manual (see pages 285, 339)]]
|Homework 9
+
|
|Homework 10
+
|
  
 
|-
 
|-
Line 54: Line 46:
 
|1-Bus vs 2-Bus vs 3-Bus Microarchitecture<br />Introduction to Pipelining
 
|1-Bus vs 2-Bus vs 3-Bus Microarchitecture<br />Introduction to Pipelining
 
|[[media:Ch4WDR.pdf‎|Chapter 4]]<br />[[media:Two_Bus_SRC.pdf‎|2-Bus SRC Block Diagrams]]<br />[[media:3_Bus_Block_Diagrams.pdf‎|3-Bus SRC Block Diagrams]]<br />[[media:Ch5CSDA.pdf‎‎|Chapter 5]]<br />[[media:BasicPipelinedSRC.pdf|Basic Pipelined SRC]]
 
|[[media:Ch4WDR.pdf‎|Chapter 4]]<br />[[media:Two_Bus_SRC.pdf‎|2-Bus SRC Block Diagrams]]<br />[[media:3_Bus_Block_Diagrams.pdf‎|3-Bus SRC Block Diagrams]]<br />[[media:Ch5CSDA.pdf‎‎|Chapter 5]]<br />[[media:BasicPipelinedSRC.pdf|Basic Pipelined SRC]]
|Homework 9
+
|
 
|
 
|
  
Line 78: Line 70:
 
|Review
 
|Review
 
|
 
|
|Homework 3
 
 
|
 
|
 
+
|
 
 
 
 
 
 
 
 
 
 
  
 
|-
 
|-
Line 93: Line 79:
 
|[[media:Ch7CSDA.pdf‎|Chapter 7]]<br />[[media:Am27c256.pdf‎|AM27C256 EPROM Datasheet]]<br />[[media:EPROM_Example.pdf‎|EPROM Example]]<br />[[media:Cy7c199n_8.pdf‎|CY7C199N SRAM Datasheet]]<br />[[media:SRAM_Example.pdf‎|SRAM Example]]
 
|[[media:Ch7CSDA.pdf‎|Chapter 7]]<br />[[media:Am27c256.pdf‎|AM27C256 EPROM Datasheet]]<br />[[media:EPROM_Example.pdf‎|EPROM Example]]<br />[[media:Cy7c199n_8.pdf‎|CY7C199N SRAM Datasheet]]<br />[[media:SRAM_Example.pdf‎|SRAM Example]]
 
|
 
|
|Homework 4
+
|
  
  
Line 117: Line 103:
 
|FPM DRAM<br />SRC FPM DRAM Design Examples
 
|FPM DRAM<br />SRC FPM DRAM Design Examples
 
|[[media:MT4LC8M8B6.pdf‎|FPM DRAM Datasheet]]<br />[[media:FPM_DRAM_Example.pdf|SRC FPM DRAM Design Examples]]
 
|[[media:MT4LC8M8B6.pdf‎|FPM DRAM Datasheet]]<br />[[media:FPM_DRAM_Example.pdf|SRC FPM DRAM Design Examples]]
|Homework 4
+
|
|Homework 5
+
|
  
 
|-
 
|-
Line 133: Line 119:
 
|Cache<br />Virtual Memory
 
|Cache<br />Virtual Memory
 
|[[media:Ch7CSDA.pdf‎|Chapter 7]]<br />[[media:Cache_Example.pdf‎|SRC Cache Example]]<br />[[media:SRC_Cache_Datapath.pdf‎|SRC Cache Datapath Example]]<br />[[media:Intel_Haswell_Cache.png|Intel Core i7 (Haswell) Cache Parameters]]<br />[[media:VIRTUAL_MEMORY.pdf‎|Virtual Memory Concepts]]<br />[[media:Virtual_Memory_H&P.pdf|Virtual Memory H&P]]
 
|[[media:Ch7CSDA.pdf‎|Chapter 7]]<br />[[media:Cache_Example.pdf‎|SRC Cache Example]]<br />[[media:SRC_Cache_Datapath.pdf‎|SRC Cache Datapath Example]]<br />[[media:Intel_Haswell_Cache.png|Intel Core i7 (Haswell) Cache Parameters]]<br />[[media:VIRTUAL_MEMORY.pdf‎|Virtual Memory Concepts]]<br />[[media:Virtual_Memory_H&P.pdf|Virtual Memory H&P]]
|Homework 5
+
|
|Homework 6
+
|
  
 
|-
 
|-
Line 149: Line 135:
 
|Memory-Mapped I/O<br />Shared I/O<br />Polling<br />Interrupt-Driven I/O<br />Direct Memory Access (DMA)<br />The Multi-Master SRC Bus<br />Bus Arbitration
 
|Memory-Mapped I/O<br />Shared I/O<br />Polling<br />Interrupt-Driven I/O<br />Direct Memory Access (DMA)<br />The Multi-Master SRC Bus<br />Bus Arbitration
 
|[[media:Ch8CSDA.pdf‎|Chapter 8]]<br />[[media:Stereo.pdf‎|SRC Stereo Card Bus Alternatives]]<br />[[media:IN_OUT_RTN.pdf|SRC IN and OUT RTN]]<br />[[media:THREE-SLOT_MULTI-MASTER_SRC_MOTHERBOARD.pdf‎|Three-Slot Multi-Master SRC Motherboard]]
 
|[[media:Ch8CSDA.pdf‎|Chapter 8]]<br />[[media:Stereo.pdf‎|SRC Stereo Card Bus Alternatives]]<br />[[media:IN_OUT_RTN.pdf|SRC IN and OUT RTN]]<br />[[media:THREE-SLOT_MULTI-MASTER_SRC_MOTHERBOARD.pdf‎|Three-Slot Multi-Master SRC Motherboard]]
|Homework 6
+
|
|Homework 7
+
|
  
 
|-
 
|-
Line 165: Line 151:
 
|Serial vs. Parallel I/O Buses<br />PCIe
 
|Serial vs. Parallel I/O Buses<br />PCIe
 
|[[media:LTSPICE_TUTORIAL.pdf‎|LTSPICE Tutorial]]<br />[[media:Reflection_Lecture.pdf‎|Reflection Lecture]]<br />[[media:PCIe_Lecture.pdf‎|PCIe Lecture]]
 
|[[media:LTSPICE_TUTORIAL.pdf‎|LTSPICE Tutorial]]<br />[[media:Reflection_Lecture.pdf‎|Reflection Lecture]]<br />[[media:PCIe_Lecture.pdf‎|PCIe Lecture]]
|Homework 7
+
|
|Homework 8
+
|
  
 
|-
 
|-
Line 181: Line 167:
 
|Disks<br />Video<br />DACs<br />ADCs
 
|Disks<br />Video<br />DACs<br />ADCs
 
|[[media:Ch9CSDA.pdf‎|Chapter 9]]<br />[[media:Video_Example.pdf‎|SRC Video Example]]<br />[[media:R2R_DAC.pdf‎|R2R DAC Example]]<br />[[media:2-Bit_Flash_ADC.pdf|Flash ADC Example]]
 
|[[media:Ch9CSDA.pdf‎|Chapter 9]]<br />[[media:Video_Example.pdf‎|SRC Video Example]]<br />[[media:R2R_DAC.pdf‎|R2R DAC Example]]<br />[[media:2-Bit_Flash_ADC.pdf|Flash ADC Example]]
|Homework 8
+
|
 
|
 
|
  
Line 204: Line 190:
 
|Introduction to Pipelining
 
|Introduction to Pipelining
 
|[[media:Ch5CSDA.pdf‎‎|Chapter 5]]<br />[[media:RISC.pdf|The Case for RISC]]<br />[[media:BasicPipelinedSRC.pdf|Basic Pipelined SRC]]
 
|[[media:Ch5CSDA.pdf‎‎|Chapter 5]]<br />[[media:RISC.pdf|The Case for RISC]]<br />[[media:BasicPipelinedSRC.pdf|Basic Pipelined SRC]]
|Homework 9
+
|
 
|
 
|
  
Line 220: Line 206:
 
|Microprogramming the SRC
 
|Microprogramming the SRC
 
|[[media:Ch5CSDA.pdf‎‎|Chapter 5]]<br />[[media:Microprogrammed_SRC_Control_Unit.pdf‎|Microprogrammed SRC Control Unit]]<br />[[media:Control.pdf‎|Microprogrammed SRC CONTROL.VHD]]<br />[[media:Controlstore.pdf‎|Microprogrammed SRC CONTROLSTORE.VHD]]<br />[[media:Microcodedsrcvhdl.zip|Microcoded SRC VHDL Zip File]]<br />[[media:64-ia-32-architectures-software-developer-vol-3a-part-1-manual.pdf|Intel Software Developer's Manual (see pages 285, 339)]]
 
|[[media:Ch5CSDA.pdf‎‎|Chapter 5]]<br />[[media:Microprogrammed_SRC_Control_Unit.pdf‎|Microprogrammed SRC Control Unit]]<br />[[media:Control.pdf‎|Microprogrammed SRC CONTROL.VHD]]<br />[[media:Controlstore.pdf‎|Microprogrammed SRC CONTROLSTORE.VHD]]<br />[[media:Microcodedsrcvhdl.zip|Microcoded SRC VHDL Zip File]]<br />[[media:64-ia-32-architectures-software-developer-vol-3a-part-1-manual.pdf|Intel Software Developer's Manual (see pages 285, 339)]]
|Homework 9
+
|
|Homework 10
+
|
  
 
|-
 
|-
Line 244: Line 230:
 
|Transmeta Crusoe<br />Symmetric Multiprocessing (SMP)<br />Simultaneous Multithreading (SMT)<br />Introduction to Multicore/Cache Coherency<br />&rarr;Global Directory<br />&rarr;MESI (Snoopy/Pentium II)<br />&rarr;MOESI (ccNUMA/AMD Hammer)<br />&rarr;MESIF (ccNUMA/Intel Xeon Phi)
 
|Transmeta Crusoe<br />Symmetric Multiprocessing (SMP)<br />Simultaneous Multithreading (SMT)<br />Introduction to Multicore/Cache Coherency<br />&rarr;Global Directory<br />&rarr;MESI (Snoopy/Pentium II)<br />&rarr;MOESI (ccNUMA/AMD Hammer)<br />&rarr;MESIF (ccNUMA/Intel Xeon Phi)
 
|[https://www.ece.iastate.edu/profiles/david-ditzel David Ditzel]<br />[[media:Paper_aklaiber_19jan00.pdf‎|Transmeta Crusoe White Paper]]<br />[[media:Transmeta_Laptop.pdf|HP Transmeta Crusoe Laptop]]<br />[[media:Intel-core-x-series-processor-overview.pdf|Intel Core i9]]<br />[[media:O13-024-sparc-t5-architecture-1920540.pdf|SPARC T5]]<br />[[media:01675013.pdf|Censier Paper]]<br />[[media:Papamarcos.isca84.pdf‎|Illinois Protocol Paper (1984)]]<br />[[media:29056402.pdf|Intel Pentium II MESI Chipset]]<br />[[media:MPF_Hammer_Presentation.pdf|AMD Hammer]]<br />[[media:Intel_Xeon_Phi_Whitepaper.pdf|Intel Xeon Phi]]
 
|[https://www.ece.iastate.edu/profiles/david-ditzel David Ditzel]<br />[[media:Paper_aklaiber_19jan00.pdf‎|Transmeta Crusoe White Paper]]<br />[[media:Transmeta_Laptop.pdf|HP Transmeta Crusoe Laptop]]<br />[[media:Intel-core-x-series-processor-overview.pdf|Intel Core i9]]<br />[[media:O13-024-sparc-t5-architecture-1920540.pdf|SPARC T5]]<br />[[media:01675013.pdf|Censier Paper]]<br />[[media:Papamarcos.isca84.pdf‎|Illinois Protocol Paper (1984)]]<br />[[media:29056402.pdf|Intel Pentium II MESI Chipset]]<br />[[media:MPF_Hammer_Presentation.pdf|AMD Hammer]]<br />[[media:Intel_Xeon_Phi_Whitepaper.pdf|Intel Xeon Phi]]
|Homework 10
+
|
 
|
 
|
  

Revision as of 20:00, 10 August 2018

FALL NEVER
LECTURE DATE TOPICS PREPARATION DUE ASSIGNED
1 AUG 28 Course Introduction
Classification of Computers and Instructions
Addressing Modes
Course Introduction
Chapter 1
Chapter 2
2 AUG 30 RISC vs. CISC
The Really Simple RISC (RSRC)
SRC Assembly Language
Chapter 2
The Case for the RISC
David Patterson
David Ditzel
The Really Simple RISC Computer
4 SEPT 6 1-Bus SRC Microarchitecture
1-Bus SRC Concrete RTN
Chapter 4
1-Bus SRC Block Diagrams
1-Bus SRC RTN
4 SEPT 6 Microprogramming the SRC Chapter 5
Microprogrammed SRC Control Unit
Microprogrammed SRC CONTROL.VHD
Microprogrammed SRC CONTROLSTORE.VHD
Microcoded SRC VHDL Zip File
Intel Software Developer's Manual (see pages 285, 339)
5 SEPT 11 1-Bus vs 2-Bus vs 3-Bus Microarchitecture
Introduction to Pipelining
Chapter 4
2-Bus SRC Block Diagrams
3-Bus SRC Block Diagrams
Chapter 5
Basic Pipelined SRC
6 SEPT 13 Pipelining the SRC Chapter 5
Table 5.1
Basic Pipelined SRC
Pipelined SRC Execution Simulation
Corrected Figure 5.15
7 SEPT 18 Pipelined RSRC VHDL/FPGA Implementation
Interrupts/Exceptions
Chapter 4
Chapter 5
8 SEPT 20 Review
9 SEPT 27 Introduction to Memory
Memory Space Decoding
Introduction to Schematic Capture
Chapter 7
AM27C256 EPROM Datasheet
EPROM Example
CY7C199N SRAM Datasheet
SRAM Example


10 SEPT 25 Exam 1
11 OCT 2 Memory DIMMs and Modules
Introduction to Schematic
Chapter 7
ExpressSCH Quick Start Guide
12 OCT 4 FPM DRAM
SRC FPM DRAM Design Examples
FPM DRAM Datasheet
SRC FPM DRAM Design Examples
13 OCT 9 SDRAM
DDR DRAM
DDR2 DRAM
DDR3 DRAM
DRAM Types
MT48LC8M8A2 SDRAM Datasheet
MT46V128M8 DDR DRAM Datasheet
MT47H256M8 DDR2 DRAM Datasheet
MT41J512M8 DDR3 DRAM Datasheet
MT40A1G8 DDR4 DRAM
DDR2 Core for Digilent NEXYS4DDR Board
Xilinx DDR3 Core for 7 Series FPGAs
14 OCT 11 Cache
Virtual Memory
Chapter 7
SRC Cache Example
SRC Cache Datapath Example
Intel Core i7 (Haswell) Cache Parameters
Virtual Memory Concepts
Virtual Memory H&P
OCT 16 Fall Break
15 OCT 18 Memory-Mapped I/O
Shared I/O
Polling
Interrupt-Driven I/O
Direct Memory Access (DMA)
The Multi-Master SRC Bus
Bus Arbitration
Chapter 8
SRC Stereo Card Bus Alternatives
SRC IN and OUT RTN
Three-Slot Multi-Master SRC Motherboard
16 OCT 23 The PCI Bus PCI Lecture Notes
X86 Chipset Evolution
17 OCT 25 Serial vs. Parallel I/O Buses
PCIe
LTSPICE Tutorial
Reflection Lecture
PCIe Lecture
18 OCT 30 Parity
Hamming Codes
ECC Memory
Chapter 8
Coding Theory 101
Hamming Codes
PCIe CRC
19 NOV 1 Disks
Video
DACs
ADCs
Chapter 9
SRC Video Example
R2R DAC Example
Flash ADC Example
20 NOV 6 USB 2.0/3.0
IEEE 1394 (Firewire)
Chapter 10
USB 2.0 Specification
21 NOV 8 Exam 2
22 NOV 13 Introduction to Pipelining Chapter 5
The Case for RISC
Basic Pipelined SRC
23 NOV 15 Pipelining the SRC Chapter 5
Table 5.1
Pipelined SRC Execution Simulation
Corrected Figure 5.15
24 NOV 20 Microprogramming the SRC Chapter 5
Microprogrammed SRC Control Unit
Microprogrammed SRC CONTROL.VHD
Microprogrammed SRC CONTROLSTORE.VHD
Microcoded SRC VHDL Zip File
Intel Software Developer's Manual (see pages 285, 339)
NOV 22 Thanksgiving Break
25 NOV 27 Very Long Instruction Word (VLIW) Computing
Superscalar/Out-of-Order Processing
64-Bit Desktop Computing: AMD vs. Intel
Explicitly Parallel Instruction Computing (EPIC)
CPU History
Fisher Paper 1
Fisher Paper 2
VLIW Notes
AMD K7 Presentation
AMD Hammer
Intel Intanium
26 NOV 29 Transmeta Crusoe
Symmetric Multiprocessing (SMP)
Simultaneous Multithreading (SMT)
Introduction to Multicore/Cache Coherency
→Global Directory
→MESI (Snoopy/Pentium II)
→MOESI (ccNUMA/AMD Hammer)
→MESIF (ccNUMA/Intel Xeon Phi)
David Ditzel
Transmeta Crusoe White Paper
HP Transmeta Crusoe Laptop
Intel Core i9
SPARC T5
Censier Paper
Illinois Protocol Paper (1984)
Intel Pentium II MESI Chipset
AMD Hammer
Intel Xeon Phi
27 DEC 4 Supercomputing Top 500
FLOPS
Longbottom's Linpack Page
WUSTL CHPC
CHPC Photo
WUSTL SEAS Linux Lab Cluster
28 DEC 6 Exam 3