Difference between revisions of "Datasheets"
From CSE462 Wiki
Jump to navigationJump to search| Line 5: | Line 5: | ||
| + | *[[media:ug380.pdf|Xilinx Spartan 6 FPGA Configuration User Guide]] | ||
*[[media:Spartan6_Product_Brief.pdf|Xilinx Spartan 6 Product Brief]] | *[[media:Spartan6_Product_Brief.pdf|Xilinx Spartan 6 Product Brief]] | ||
*[[media:ds160.pdf|Xilinx Spartan 6 LX Family Overview]] | *[[media:ds160.pdf|Xilinx Spartan 6 LX Family Overview]] | ||
Revision as of 19:08, 29 February 2016
- Xilinx Spartan 6 FPGA Configuration User Guide
- Xilinx Spartan 6 Product Brief
- Xilinx Spartan 6 LX Family Overview
- Xilinx Spartan 6 Block RAM Resources User Guide
- Xilnx Spartan 6 LX Family Switching Characteristics
- Xilinx Spartan 6 LX SelectIO Resources
- Spartan 6 FPGA Clocking Resources User Guide
- Xilinx Spartan 6 FPGA Packaging and Pinouts
- Xilinx Spartan 6 Libraries Guide for HDL (see page 225)
- Xilinx High-Volume Spartan 6 FPGAs Whitepaper
- Xilinx Virtex 6/Spartan 6 DDR3/PCB Whitepaper
- Xilinx LogiCORE IP CIC Compiler V4.0
- ISE V10 Constraints Guide (see page 206)
- Xilinx Spartan 3E Datasheet (Timing on page 125)
- Digilent Spartan 3E Board User's Guide
- Digilent Spartan 3E Board Schematic
