Difference between revisions of "Datasheets"
From CSE462 Wiki
Jump to navigationJump to search| Line 17: | Line 17: | ||
*[[media:Ecs-3518-3525r.pdf|ECS 3518/3525 SMT Oscillator Datasheet]] | *[[media:Ecs-3518-3525r.pdf|ECS 3518/3525 SMT Oscillator Datasheet]] | ||
*[[media:878322620_sd.pdf|JTAG Header Footprint]] | *[[media:878322620_sd.pdf|JTAG Header Footprint]] | ||
| − | *[[media:Tlv70018.pdf| | + | *[[media:Tlv70018.pdf|TLV700xx 1.8V/2.5V LDO Regulator Datasheet]] |
*[[media:PLX_Technology_USB_Duet_Technology.pdf|PLX Duet Technology]] | *[[media:PLX_Technology_USB_Duet_Technology.pdf|PLX Duet Technology]] | ||
*[[media:Cast_usbss-dev-x.pdf|CAST USB 3.0 Xilinx Core]] | *[[media:Cast_usbss-dev-x.pdf|CAST USB 3.0 Xilinx Core]] | ||
Revision as of 18:19, 26 February 2013
- USB 3.0 Specification (from USB.org)
- Cypress FX3 Datasheet
- FX3 Development Kit User Guide
- FX3 Development Kit Quick Start Guide
- FX3 Development Board Schematics
- Cypress FX3 Slave FIFO Interface Application Note
- Xilinx SP601 Evaluation Kit Product Brief
- Xilinx SP601 User Guide
- Xilinx SP601 Getting Started with the SP601
- Xilinx SP601 Hardware Setup Guide
- Xilinx SP601 Schematics
- Xilinx Spartan 6 LX Family Overview
- Xilnx Spartan 6 LX Family Switching Characteristics
- Xilinx Spartan 6 FPGA Packaging and Pinouts
- Xilinx CoolRunner-II CPLD Family Datasheet
- Xilinx CoolRunner-II XC2C64 CPLD Datasheet
- ECS 3518/3525 SMT Oscillator Datasheet
- JTAG Header Footprint
- TLV700xx 1.8V/2.5V LDO Regulator Datasheet
- PLX Duet Technology
- CAST USB 3.0 Xilinx Core
- Innovative Logic USB 3.0 Core
- Ellisys USB Explorer 280
- SAMTEC Header
- I2C Specification
