Difference between revisions of "Datasheets"
From CSE462 Wiki
Jump to navigationJump to search| Line 1: | Line 1: | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
*[[media:Ds160.pdf|Xilinx Spartan 6 LX Family Overview]] | *[[media:Ds160.pdf|Xilinx Spartan 6 LX Family Overview]] | ||
*[[media:Ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]] | *[[media:Ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]] | ||
Revision as of 17:56, 31 December 2013
- Xilinx Spartan 6 LX Family Overview
- Xilnx Spartan 6 LX Family Switching Characteristics
- Xilinx Spartan 6 FPGA Packaging and Pinouts
- Xilinx Spartan 6 Libraries Guide for HDL (see page 225)
- Xilinx Spartan 6 FPGA Clock Resources User Guide (see page 113)
- Xilinx CoolRunner-II CPLD Family Datasheet
- Xilinx CoolRunner-II XC2C64 CPLD Datasheet
- ECS 3518/3525 SMT Oscillator Datasheet
- JTAG Header Footprint
- TLV700xx 1.8V/2.5V LDO Regulator Datasheet
- PLX Duet Technology
- CAST USB 3.0 Xilinx Core
- Innovative Logic USB 3.0 Core
- Ellisys USB Explorer 280
- SAMTEC Header
- I2C Specification
