

## Lecture 10 Processor Microarchitecture (Part 1)

Xuan 'Silvia' Zhang Washington University in St. Louis

http://classes.engineering.wustl.edu/ese566/

## **Key Concepts in Computer Architecture**

- Transaction latency
  - the time to complete a single transaction
- Execution time/total latency
  - the time to complete a sequence of transactions
- Throughput
  - the number of transaction executed per unit time



## **Analyzing Processor Performance**





- Instructions / program depends on source code, compiler, ISA
- Cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation

Using our first-order equation for processor performance and a functional-level model, the execution time is just the number of dynamic instructions.

#### **Analyzing Processor Performance**



Ti: Prog	$\frac{\text{me}}{\text{gram}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{1}{10}$	Cycle	$\frac{\text{es}}{\text{tion}} \times \frac{\text{Time}}{\text{Cycles}}$
-	Microarchitecture	СРІ	Cycle Time
-	Single-Cycle Processor	1	long
	FSM Processor	>1	short
	Pipelined Processor	≈1	short



#### **Transactions and Steps**



- Each instruction as a transaction
- Executing a transaction involves a sequence of steps

	addu	addiu	mul	lw	sw	j	jal	jr	bne
Fetch Instruction	1	1	1	1	1	1	1	1	1
Decode Instruction	1	1	1	1	1	1	1	1	1
Read Registers	1	1	1	1	1			1	1
Register Arithmetic	1	1	1	1	1				1
Read Memory				1					
Write Memory					1				
Write Registers	1	1	1	1			1		
Update PC	1	1	1	1	1	1	1	1	1

### Microarchitecture: Control/Datapath Split







Microarchitecture	CPI	Cycle Time
Single-Cycle Processor	1	long
FSM Processor	>1	short
<b>Pipelined Processor</b>	$\approx 1$	short

#### **PARCv1 Single-Cycle Processor**



#### **Technology Constraints**

- Assume technology where logic is not too expensive, so we do not need to overly minimize the number of registers and combinational logic
- Assume multi-ported register file with a reasonable number of ports is feasible
- Assume a dual-ported combinational memory



#### High-level Idea for Single-Cycle Processors



	addu	addiu	mul	lw	SW	j	jal	jr	bne
Fetch Instruction	1	1	1	1	✓	✓	✓	1	1
Decode Instruction	1	✓	1	1	✓	✓	✓	1	1
Read Registers	1	1	1	1	1			1	1
Register Arithmetic	1	1	1	1	✓				1
Read Memory				1					
Write Memory					1				
Write Registers	1	1	1	1			1		
Update PC	1	1	1	1	1	1	1	1	1





#### Single-Cycle Datapath

- Implement ADDU instruction
- Implement ADDIU instruction









#### Single-Cycle Datapath



- Implement ADDU instruction
- Implement ADDIU instruction



#### **Adding MUL Instruction**





#### Adding LW and SW Instructions





#### **Adding J Instruction**





#### Adding JAL and JR Instructions





#### **Adding BNE Instruction**





## Quiz: Adding a New Auto-Incrementing Load Instruction

Draw on the datapath diagram what paths we need to use as well as any new paths we will need to add in order to implement the following auto-incrementing load instruction.

lw.ai rt, offset(rs)

 $R[\texttt{rt}] \gets M[\texttt{ R[rs]} + \texttt{sext(offset)}]; R[\texttt{rs}] \gets R[\texttt{rs}] + 4$ 





inst	pc sel	op1 sel	alu func	wb sel	rf waddr	rf wen	imem req val	dmem req val
addu	pc+4	rf	+	alu	rd	1	1	0
addiu								
mul	pc+4	rf	×	mul	rd	1	1	0
lw	pc+4	sext	+	mem	rt	1	1	1
SW								
j	j_targ	_	_	_	_	0	1	0
jal								
jr	jr	_	_	_	_	0	1	0
bne								
lw.ai								

#### Estimating Cycle Time-Longest Critical Path



There are many paths through the design that start at a state element and end at a state element. The "critical path" is the longest path across all of these paths. We can usually use a simple first-order static timing estimate to estimate the cycle time (i.e., the clock period and thus also the clock frequency).





Microarchitecture	CPI	Cycle Time
Single-Cycle Processor	1	long
FSM Processor	>1	short
Pipelined Processor	$\approx 1$	short

#### PARCv1 FSM Processor



#### **Technology Constraints**

- Assume legacy technology where logic is expensive, so we want to minimize the number of registers and combinational logic
- Assume an (unrealistic) combinational memory
- Assume multi-ported register files and memories are too expensive, these structures can only have a single read/write port



		addu	addiu	mul	lw	sw	i	jal	jr	bne
Fetch Ins	struction	1	1	1	1	1	<i>,</i>	<u>،</u>	<i>s</i>	1
Decode I	nstruction	1	1	1	1	1	1	1	1	1
Read Rea	gisters	1	1	1	1	1			1	1
Register	Arithmetic	1	1	1	1	1				1
Read Me	mory				1					
Write Me	emory					1				
Write Re	gisters	1	1	1	1			1		
Update I	PC	1	1	1	1	1	1	1	1	1
Fetch Inst Iw Re R	rode Reg ast Arith Mem eg Update PC	Write Reg	Fetch Inst addu Read Reg	e Reg Arith Update PC	Write Reg	)	Fett Ins j	h t Inst	e Upda PC	te
Fetch Inst Dec Ir Iw Re	ad Update	Write Reg	Fetch Decod Inst Decod Inst addu Read	e Reg Arith Update	Write Reg	Fetch Inst j	- Decc Ins	de Updat t PC	æ)-	

Update PC

Read Reg

Update PC

Read Reg

#### **FSM Processor Datapath**



• Implement fetch sequence



#### **FSM Processor Datapath**





#### Full Datapath for PARCv1 FSM Processor







MUL Instruction
mul rd, rs, rt
M0: A $\leftarrow$ RF[r0]
M1: $B \leftarrow RF[rs]$
M2: $C \leftarrow RF[rt]$
M3: $A \leftarrow A + P$ ;
$B \leftarrow B << 1; C \leftarrow C >> 1$
M4: $A \leftarrow A + P$ ;
$B \leftarrow B << 1; C \leftarrow C >> 1$
•••
M35: $RF[rd] \leftarrow A + ?B;$ goto F0

J Instruction j targ J0:  $B \leftarrow targ << 2$ J1: PC  $\leftarrow A$  jt B; goto F0

JAL Instruction jal targ JA0:  $RF[31] \leftarrow PC$ JA1:  $B \leftarrow targ << 2$ JA2:  $PC \leftarrow A$  jt B; goto F0



#### LW Instruction

lw rt, offset(rs)
L0: A  $\leftarrow$  RF[rs]
L1: B  $\leftarrow$  sext(offset)
L2: memreq.addr  $\leftarrow$  A + B
L3: RF[rt]  $\leftarrow$  RD; goto F0

#### SW Instruction

sw rt, offset(rs)

S0: WD  $\leftarrow$  RF[rt]

S1: A  $\leftarrow$  RF[rs]

S2:  $B \leftarrow sext(imm)$ 

S3: memreq.addr  $\leftarrow$  A + B; goto F0

JR Instruction jr rs JR0: PC ← RF[rs]; goto F0

## BNE Instruction bne rs, rt, offset B0: $A \leftarrow RF[rs]$ B1: $B \leftarrow RF[rt]$ B2: $A \leftarrow sext(offset) << 2;$ if A == B goto F0 B3: $B \leftarrow PC$ B4: $PC \leftarrow A + B;$ goto F0

#### Adding a Complex Instruction

addu.mm rd, rs, rt



 $M[\text{ }R[\text{rd}]] \leftarrow M[\text{ }R[\text{rs}]] + M[\text{ }R[\text{rt}]]$ 



# Quiz: Adding a New Auto-Incrementing Load Instruction

 $R[\texttt{rt}] \gets M[\texttt{R[rs]} + \texttt{sext(offset)}]; R[\texttt{rs}] \gets R[\texttt{rs}] + 4$ 





## Questions?

#### Comments?

#### Discussion?



#### Acknowledgement

## Cornell University, ECE 4750