

# Lecture 9 Fundamental Processor Concepts

# Xuan 'Silvia' Zhang Washington University in St. Louis

http://classes.engineering.wustl.edu/ese566/

#### Instruction Set Architecture (ISA)



- Contract between software and hardware
  - representations for characters, integers, floating-point
  - integer formats can be signed or unsigned
  - floating-point formats can be single or double precision
  - byte address can be ordered within a word as either little or big-endian
  - Registers: general-purpose, floating-point, control
  - Memory: different addresses for heap, stack, I/O

## Instruction Set Architecture (ISA)



- ISA Type
  - Register: operand stored in registers
  - Immediate: operand is an immediate in the instruction
  - Direct: address of operand in memory is stored in instruction
  - Register Indirect: address of operand in memory is stored in register
  - Displacement: register indirect, addr is added to immediate
  - Autoincrement/decrement: register indirect, addr is automatically adjusted
  - PC-Relative: displacement is added to the program counter

## Instruction Set Architecture (ISA)



- ISA Category
  - integer and floating-point arithmetic instructions
  - register and memory data movement instructions
  - control transfer instructions
  - system control instructions
- ISA Style
  - opcode, addresses of operands and destination, next instruction
  - variable length vs. fixed length

## MIPS32 ISA



- how is data represented?
  - 8-bit bytes, 16-bit half-words, 32-bit words
  - 32-bit single-precision, 64-bit double-precision floating point
- where can data be stored?
  - 232 32-bit memory locations
  - 32 general-purpose 32-bit registers, 32 SP (16 DP) floating-point registers
  - FP status register, program counter

## MIPS32 ISA



- how can data be accessed?
  - register, register indirect, displacement
- what operations can be done on data?
  - large number of arithmetic, data movement, and control instructions
- how are instructions encoded?
  - fixed-length 32-bit instructions



MIPS R2K: 1986, single-issue,
 in-order, off-chip caches, 2 μm,
 8–15 MHz, 110K transistors, 80 mm<sup>2</sup>



MIPS R10K: 1996, quad-issue, out-of-order, on-chip caches, 0.35 μm, 200 MHz, 6.8M transistors, 300 mm<sup>2</sup>

#### **MIPS32 Instruction Example**

31	26	3 25	21	20	16	15 0	
A) 00	DDIU )1001		rs	rt		immediate	
	6		5	5		16	

Format: ADDIU rt, rs, immediate

Purpose: Add Immediate Unsigned Word

To add a constant to a 32-bit integer

Description: GPR[rt] ← GPR[rs] + immediate

The 16-bit signed *immediate* is added to the 32-bit value in GPR rs and the 32-bit arithmetic result is placed into GPR rt.

No Integer Overflow exception occurs under any circumstances.

#### **Restrictions:**

None

#### **Operation:**

```
temp ← GPR[rs] + sign_extend(immediate)
GPR[rt] ← temp
```

#### Exceptions:

None

#### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. This instruction is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.





MIPS32

# PARC ISA



- Subset of MIPS32 with important differences
  - only little-endian, very simple address translation
  - no hi/lo registers, only 32 general purpose registers
  - multiply and divide instructions target general purpose registers
  - only a subset of all MIPS32 instructions
  - no branch delay slot
- PARCv1
  - very small subset suitable for examples
  - addu, addiu, mul
  - lw, sw
  - j, jal, jr
  - bne
  - mfc0, mtc0 (proc2mngr, mngr2proc), nop

## PARC ISA



- PARCv2
  - subset suitable for executing simple C programs without system calls (i.e., open, write, read)
  - subu, and, or, nor, xor, andi, ori, xori, lui
  - slt, sltu, slti, sltiu, sll, srl, sra, srav, srlv, sllv
  - bgtz, bltz, bgez, blez
  - mfc0, mtc0 (stats\_en, core\_id, num\_cores)
- PARCv3
  - single-threaded and parallel programs with system calls
  - jalr div, divu, rem, remu
  - lb, lbu, lh, lhu, sb, sh movn, movz
  - amo.add, amo.and, amo.or, sync
  - syscall, eret mtx, mfx, mtxr, mfxr
  - add.s, sub.s, mul.s, div.s, c.<cond>.s, cvt.s.w, trunc.w.s

#### PARCv1 Assembly, Semantics, and Encoding



addu rd, rs, rt	6	5	5	5	5	6
$R[rd] \leftarrow R[rs] + R[rt]$	000000	rs	rt	rd	00000	100001
$PC \leftarrow PC+4$	31 26	25 21	20 16	15 11	10 6	5 0
addiu rt, rs, imm	6	5	5		16	
$R[rt] \leftarrow R[rs] + sext(imm)$	001001	rs	rt		offset	5
$PC \leftarrow PC+4$	31 26	25 21	20 16	15		0
mul rd, rs, rt	6	5	5	5	5	6
$\texttt{R[rd]} \gets \texttt{R[rs]} \times \texttt{R[rt]}$	011100	rs	rt	rd	00000	000010
$PC \leftarrow PC+4$	31 26	25 21	20 16	15 11	10 6	5 0
lw rt, offset(rs)	6	5	5		16	
$R[rt] \leftarrow M[R[rs] + sext(offset)]$	100011	rs	rt		offset	t
$PC \leftarrow PC+4$	31 26	25 21	20 16	15		0
sw rt, offset(rs)	6	5	5		16	
$M[R[\texttt{rs}] + \texttt{sext}(\texttt{offset})] \leftarrow R[\texttt{rt}]$	101011	rs	rt		offset	t
$PC \leftarrow PC+4$	31 26	25 21	20 16	15		0

## PARCv1 Assembly, Semantics, and Encoding



j targ	6			26			
$PC \leftarrow \{ (PC + 4)[31:28], \texttt{targ}, 00 \}$	000010			targ			
	31 26	25				0	
jal targ	6			26			
$R[31] \leftarrow PC + 4;$	000011			targ			
$PC \leftarrow \{ (PC + 4)[31:28], targ, 00 \}$	31 26	25				0	
jr rs	6	5	5	5	5	6	
$PC \leftarrow R[rs]$	000000	rs	00000	00000	00000	001000	
	31 26	25 21	20 16	15 11	10 6	5 0	
bne rs, rt, offset	6	5	5		1	6	
if(R[rs]!=R[rt])	000101	rs	rt		off	set	
$PC \leftarrow (PC + 4 + (4 \times \text{sext}(\text{offset})))$	<b>())</b> 31 2	6 25	21 20	16 15			0

#### **Processor Functional-Level Model**





#### **Transactions and Steps**



- Each instruction as a transaction
- Executing a transaction involves a sequence of steps

	addu	addiu	mul	lw	sw	j	jal	jr	bne
Fetch Instruction									
Decode Instruction									
Read Registers									
Register Arithmetic									
Read Memory									
Write Memory									
Write Registers									
Update PC									

#### **Transactions and Steps**



- Each instruction as a transaction
- Executing a transaction involves a sequence of steps

	addu	addiu	mul	lw	sw	j	jal	jr	bne
Fetch Instruction	1	1	1	1	1	1	1	1	1
Decode Instruction	1	1	1	1	1	1	1	1	1
Read Registers	1	1	1	1	1			1	1
Register Arithmetic	1	1	1	1	1				1
Read Memory				1					
Write Memory					1				
Write Registers	1	1	1	1			1		
Update PC	1	1	1	1	1	1	1	1	1

#### Simple Assembly Example



Static	Asm So	eque	nce	Instruction Semantics
loop:	lw	r1,	0(r2)	
	addu	r3,	r3, r1	
	addiu	r2,	r2, 4	
	bne	r1,	r0, loop	

#### Worksheet illustrating processor functional-level model



#### Processor/Laundry Analogy



- Processor
  - instructions are "transactions" that execute on a processor
  - architecture: defines the hardware/software interface
  - microarchitecture: how hardware executes sequence of instructions
- Laundry
  - cleaning a load of laundry is a "transaction"
  - architecture: high-level specification, dirty clothes in, clean clothes out
  - microarchitecture: how laundry room actually processes multiple loads

#### Arch vs. µArch vs. VLSI Implementation





2011

2012

2013

Future

#### **ARM VLSI Implementation**



#### Samsung Exynos Octa



NVIDIA Tegra 2

#### **Processor Microarchitecture Design Patterns**





#### Fixed Time Slot Laundry (Single-Cycle Processors)



#### **Processor Microarchitecture Design Patterns**





# Four Types of Transactions

Latency	
2.0 hr	Anne requires all four steps
1.0 hr	Ben is messy, leaves unfolded clothes in his laundry basket
1.5 hr	Cathy does not have a bureau, leaves folded clothes in basket
2.0 hr	Dave requires all four steps

#### Variable Time Slot Laundry (FSM Processors)





## Lab2: Explore Integer Multiplier Designs

- Single-cycle design
  - fixed-latency iterative multiplier
  - one-cycle multiplier
- FSM
- Pipelined
- Design trade-offs
  - how does performance, area, and power relate
- Due on 2/22 at 2:30pm



# Questions?

## Comments?

#### Discussion?



#### Acknowledgement

# Cornell University, ECE 4750