CSE 560 Computer Systems Architecture

Performance Modeling

Computer Architecture Simulator Primer

Q: What is an architectural simulator?

A: tool that reproduces the behavior of a computing device

System Inputs
$$\longrightarrow$$
 Device \longrightarrow System Outputs
Simulator \longrightarrow System Metrics

Why use a simulator?

- leverage faster, more flexible S/W development cycle
- permits more design space exploration
- facilitates validation before H/W becomes available
- level of abstraction can be throttled to design task
- can tell us quite a bit about performance

Functional vs. Behavioral Simulators


Functional Simulators

- Implement instruction set architecture (what programmers see)
 - **Execute** each instruction
 - Takes real inputs, creates real outputs

Behavioral simulators (also called *Performance Simulators*)

- Implement the microarchitecture (system internals)
 - 5 stage pipeline
 - Branch prediction
 - Caches
- Go through the internal motions to estimate time (usually)
- Might not actually execute the program

The Zen of Simulator Design



- Design goals will drive which aspects are optimized
- Previous versions of this class have used:
 - SimpleScalar: optimizes performance and flexibility
 - VHDL: optimizes detail
- We will use gem5 in this class
 - Cycle accurate chip multiprocessor
 - Used *lots* of places!

Simulation Loop

```
sim_time \leftarrow initial time
while (not done) {
    for each register r {
         new_r \leftarrow new value of r based on current register values
    }
    for each register r {
         r \leftarrow new r
     }
    sim_time \leftarrow sim_time + 1 clock
}
```

Latency versus Throughput

insn0.fetch, dec, exec

Single-cycle

Multi-cycle

insn1.fetch, dec, exec

insn0.fetch insn0.dec insn0.exec

insn1.fetch insn1.dec insn1.exec


- Can we have both low CPI and short clock period?
 - Not if datapath executes only one insn at a time
- Latency vs. Throughput
 - Latency: no good way to make a single insn go faster
 - + **Throughput**: luckily, single insn latency not so important
 - Goal is to make programs, not individual insns, go faster
 - Programs contain billions of insns
 - Key: exploit inter-insn parallelism

Pipelining

			_	-		
	insn0.fetch	insn0.dec	insn0.exec			
Multi-cycle				insn1.fetch	insn1.dec	insn1.exec
	insn0.fetch	insn0.dec	insn0.exec			
Pipelined		insn1.fetch	insn1.dec	insn1.exec		


- Important performance technique
 - Improves insn throughput rather instruction latency
- Begin with multi-cycle design
 - One insn advances from stage 1 to 2, next insn enters stage 1
 - Form of parallelism: "insn-stage parallelism"
 - Maintains illusion of sequential fetch/execute loop
 - Individual instruction takes the same number of stages
 - + But instructions enter and leave at a much faster rate
- Laundry analogy

Five Stage Pipelined Datapath




- Temporary values (PC,IR,A,B,O,D) re-latched every stage
 - Why? 5 insns may be in pipeline at once with different PCs
 - Notice, PC not latched after ALU stage (not needed later)
 - Pipelined control: one single-cycle controller
 - Control signals themselves pipelined


Pipeline Terminology





- Five stage: Fetch, Decode, eXecute, Memory, Writeback
- Latches (pipeline registers) named by stages they separate
 - PC, F/D, D/X, X/M, M/W
 - d_x.a = reg_file[f_d.ir<25:21>]
 - d_x.b = reg_file[f_d.ir<20:16>]





add \$3<-\$2,\$1















SW

Five Stage Pipeline Performance



Pipelining: cut datapath into N stages (here five) T_{singlecycle}

- One insn in each stage in each cycle
- + Clock period = MAX($T_{insn-mem}$, $T_{regfile}$, T_{ALU} , $T_{data-mem}$)
- + Base CPI = 1: insn enters and leaves every cycle

+ Simulation models cases that make CPI > 1

• Individual insn latency increases (pipeline overhead), ok 17

Parallel vs. Sequential – start here

Hardware is parallel, simulation software is (typically) not.

- 5 stage pipeline vs. our simulate() method
 - Can't execute 5 stages in parallel, so... traverse the pipeline backwards
- HW table = software array dm_cache[index].data, dm_cache[index].tag
- Anything more complicated? Serial approximation of parallel structure
 - Accessing all 4 ways in a set at once? Nope.
 - CAM lookup (find all entries with value X). Nope.
 - Flush entire instruction window? Nope.
- Simulator is slower b/c it's in software **and** its serial

Simulator Types

- Software Simulators
 - Processor Core Simulators
 - Cache Simulators
 - Full-system Simulators
- Hardware Simulators (VHDL, Verilog, etc.)
 - You instantiate every wire
 - 3 Register read ports in SW vs. HW
 - Less flexible
 - More complex (and complete) model of real system
 - Slower to develop
 - Can use FPGAs for emulation (huge benefit for speed!)

Execution vs. Trace-Driven Simulation

What is the input to the simulator?


Trace-based Simulator (input = dynamic insns)

- Reads "trace" of insns captured from a previous execution
- Easiest to implement, no functional component needed

Execution-driven Simulator (input = static insns)

- simulator "runs" the program, generating a trace on-the-fly
- more difficult to implement, but has many advantages
- direct-execution: instrumented program runs on host

gem5 Simulator Heritage



Configuration File:

- Configure the system being modeled (e.g., ISA, size of cache line, in order vs. out of order execution)
- Specify the binary executable to simulate
- Control the simulation (start, stop, etc.)
- Literally is a Python file
 - Anything available in Python is available here
 - Python interpreter included in simulator!

Simulator Output

Three output files:

- config.ini and config.json
 - Lists every SimObject created and its parameters
 - Indicates "what did I actually simulate?"
- Results of simulation in stats.txt file
 - Dump of pretty much everything collected during simulation
- Command line option:
 - -d DIR Specify directory for output files
 - Overwrites output files if present

Sample Output

111

system.cpu.apic_clk_domain.clock	16000
system.cpu.workload.num_syscalls	11
system.cpu.numCycles	345518
system.cpu.numWorkItemsStarted	0
system.cpu.numWorkItemsCompleted	0
system.cpu.committedInsts	5712
system.cpu.committedOps	10314
system.cpu.num_int_alu_accesses	10205
system.cpu.num_fp_alu_accesses	0
system.cpu.num_func_calls	221
system.cpu.num_conditional_control_insts	986
system.cpu.num_int_insts	10205
system.cpu.num_fp_insts	0
<pre>system.cpu.num_int_register_reads</pre>	19296
system.cpu.num_int_register_writes	7977
system.cpu.num_fp_register_reads	0
system.cpu.num_fp_register_writes	0
system.cpu.num_cc_register_reads	7020
system.cpu.num_cc_register_writes	3825
system.cpu.num_mem_refs	2025
system.cpu.num_load_insts	1084
<pre>system.cpu.num_store_insts</pre>	941
system.cpu.num_idle_cycles	0.001000
system.cpu.num_busy_cycles	345517.999000
<pre>system.cpu.not_idle_fraction</pre>	1.000000
system.cpu.idle_fraction	0.000000
system.cpu.Branches	1306

Clock period in ticks # Number of system calls # number of cpu cycles simulated # number of work items this cpu start # number of work items this cpu compl # Number of instructions committed # Number of ops (including micro ops) # Number of integer alu accesses # Number of float alu accesses # number of times a function call or # number of instructions that are con # number of integer instructions # number of float instructions # number of times the integer registe # number of times the integer registe # number of times the floating regist # number of times the floating regist # number of times the CC registers we # number of times the CC registers we # number of memory refs # Number of load instructions # Number of store instructions # Number of idle cycles # Number of busy cycles # Percentage of non-idle cycles # Percentage of idle cycles # Number of branches fetched

But where is CPI?

- CPI is not one of the statistics that is provided directly in the stats.txt file
- What if we want to know CPI?
- Definition of CPI is average cycles/instruction
 - Simulator tells us cycles sim_ticks (almost! wrong units, however; also need clock period)
 - Simulator tells us dynamic instructions sim_insts (don't confuse this with micro-operations, sim_ops)
 - Divide
 - In effect, we are using perf. eqn. to solve for CPI
- Simulation tick time is 1 picosecond

Simulation and Performance Equation



- **Instructions per program**: simulator can tell us directly
 - Including fractions of instruction types (e.g., %loads)
- **Cycles per insn**: "CPI" also can come from simulation
 - Sometimes indirectly (e.g., output is CPI x t_{CLK})
 - This is often a complex function of other things:
 - Branch predictor
 - Cache behavior
 - Simulator can tell us model inputs (e.g., % predicted right)
- Seconds per cycle: clock period, t_{CLK} simulator input

How to learn more about gem5

• There is a great tutorial text:

https://www.gem5.org/documentation/ follow the "Learning gem5" link

• Tutorial talks available on youtube:

www.youtube.com/watch?v=5UT41VsGTsg

Honesty is the Best Policy

- It is your job to design an honest simulator
 sim_cycle = sim_cycle/2
 → 2x performance improvement! Woo hoo!
- Intel simulators have strict types
 Latched structures "know" about cycles
 - throw error if you read more than n times per cycle
- What about cycle time?
 - What can you accomplish in hardware?
 - What can you accomplish in a cycle?

Sanity Checks

- You must convince yourself that your simulator is working
 - If you cannot, you will never convince anyone else!
- Branch predictor gets 50% performance improvement?
 - Initial stats showing the phenomenon you exploit
 - How many branches are there?
 - What does perfect branch prediction offer?
 - What does a stupid branch predictor offer?
 - Sensitivity studies showing how your idea changes across different values

If you don't back up your results with secondary data, people will just think you're lying.

What about power?

- Static power "charge" each structure for length of run
 - Cache leaks certain amount of power just sitting there
 - Run for 200 ms, charge for that much leakage
- Dynamic power "charge" per use
 - Read the cache 10,000 times in a run, charge for that
- What do we "charge" ? → really hard to get right
- In fact, $0 \rightarrow 1$ different cost than $1 \rightarrow 0$ (*yikes*)
- Most academic power numbers are basically worthless
 - Squint. Trust the trends, not the numbers.