



Performance And Utilization

- Performance (IPC) important
- Utilization (actual IPC / peak IPC) important too
- Even moderate superscalars (*e.g.*, 4-way) not fully utilized
 Average sustained IPC: 1.5–2 → < 50% utilization
 - Mis-predicted branches
 - · Cache misses, especially last-level cache
 - Data dependences

• Multi-threading (MT)

- Improve utilization by multi-plexing multiple threads on single CPU
- One thread cannot fully utilize CPU? Maybe 2, 4 (or 100) can

3

1







MT Implementations: Similarities

- How do multiple threads share a single processor?
 - Different sharing mechanisms for different kinds of structures
 - Depend on what kind of state structure stores
- No state: ALUs
- Dynamically shared
- Persistent hard state (aka "context"): PC, registers

 Replicated
- Persistent soft state: caches, bpred
 - Dynamically partitioned (like multi-program uni-processor)
 TLBs need thread ids, caches/bpred tables don't
- Exception: ordered "soft" state (BHR, RAS) is replicated
- Transient state: pipeline latches, ROB, RS
 - Partitioned ... somehow

MT Implementations: Differences

- Main question: thread scheduling policy
- When to switch from one thread to another?
 Related question: pipeline partitioning
- How exactly do threads share the pipeline itself?

Depends on

- What kind of latencies (specifically, length) you want to tolerate
- How much single thread performance you are willing to sacrifice

Three designs

- 1. Coarse-grain multithreading (CGMT)
- Fine-grain multithreading (FGMT)
 Simultaneous multithreading (SMT)
- 5. Simulaneous multicinea

8



9

7







Fine-Grain Multithreading (FGMT)

- Extreme example: Denelcor HEP
 - So many threads (100+), it didn't even need caches
 - Failed commercially (or so we thought!)
- Not popular today (in traditional processors)
 - Many threads → many register files
 - One commercial example is Cray Urika (with historical ties to Denelcor HEP, Burton Smith architected both)
- Is popular today (in GPUs)
 - · SIMT (single instruction, multiple threads)
 - · Data parallel, in-order execution
 - Pipeline isn't the same as what we've been studying, but it does use FGMT

13











Static & Dynamic Resource Partitioning

Static partitioning (below)

- T equal-sized contiguous partitions
- $\pm\,$ No starvation, sub-optimal utilization (fragmentation)

Dynamic partitioning

- P > T partitions, available partitions assigned on need basis
- Better utilization, possible starvation
- ICOUNT: fetch policy prefers thread with fewest in-flight insns Couple both with larger ROBs/LSQs



19

Subtleties Of Sharing Soft State

What needs a thread ID?

- Caches
- TLBs
- BTB (branch target buffer)
- BHT (branch history table)

21

Costs Of Sharing Soft State

BTB: Thread IDs make sense

- entries are already large, a few extra bits / entry won't matter
- Different thread's target prediction \rightarrow definite mis-prediction

BHT: make less sense

- entries are small, a few extra bits / entry is huge overhead
- Different thread's direction prediction \rightarrow possible mis-prediction

Ordered soft-state should be replicated

- Examples: Branch History Register (BHR*), Return Address Stack (RAS)
- Otherwise they become meaningless... Fortunately, it is typically small



- Key example: cache interference
- General concern for all MT variants
- Can the working sets of multiple threads fit in the caches?
- Shared memory threads help: Single Program Multiple Data (SPMD) + Same insns → share I\$
 - + Shared data \rightarrow less D\$ contention
 - MT is good for workloads with shared insn/data
- To keep miss rates low, SMT might need a larger L2 (which is OK) • Out-of-order tolerates L1 misses
- Large physical register file (and map table)
- physical registers = (#threads x #arch-regs) + #in-flight insns
 - map table entries = (**#threads** x #arch-regs)





Multithreading Summary

- Latency vs. throughput
- Partitioning different processor resources
- Three multithreading variants
 - Coarse-grain: no single-thread degradation, but long latencies only
 - Fine-grain: other end of the trade-off
 - Simultaneous: fine-grain with out-of-order
- Multithreading vs. chip multiprocessing