





Revisiting Our Motivating Example CPU1 Mem Processor 0 Processor 1 0: addi r1,accts→r3 1: ld 0(r3),r4 2: blt r4,r2,done critical section 3: sub r4,r2→r4 (locks not shown) 4: st r4,0(r3) 0: addi r1,accts→r3 ld 0(r3),r4 2: blt r4,r2,done critical section 3: sub r4,r2→r4 (locks not shown) 4: st r4,0(r3) • Two \$100 withdrawals from account #241 at two ATMs · Each transaction maps to thread on different processor Track accts [241].bal (address is in \$r3)





























Snooping Bandwidth Scaling Problems
 Coherence events generated on L2 misses (and writebacks) – actually last level cache misses Problem#1: N² bus traffic All N processors send their misses to all N-1 other processors Assume: 2 IPC, 2 GHz clock, 0.01 misses/insn per processor 0.01 misses/insn x 2 insn/cycle x 2 cycle/ns x 64 B blocks = 2.56 GB/s per processor With 16 processors, that's 40 GB/s! With 128 that's 320 GB/s!! You can use multiple buses but that hinders global ordering Problem#2: N² processor snooping bandwidth 0.01 events/insn x 2 insn/cycle = 0.02 events/cycle per processor 16 processors: 0.32 bus-side tag lookups per cycle Add 1 extra port to cache tags? Okay 128 processors: 2.56 tag lookups per cycle! 3 extra tag ports?
56