
### CSE 560 Computer Systems Architecture

#### **Domain-Specific Accelerators**


Slides originally developed by Steven Harris

## **Motivation**



It is also referred to as the "memory wall"

## **Von-Neumann Bottleneck Mitigation**




A few implementation suggestions for improving performance include:

- Introduction of cache between the CPU and main memory
- Define separate access paths for data and instructions
- Branch Predictor algorithms and logic
- On-chip scratchpad memory


#### Von-Neumann Processor Journey (Thus far)

- 1st, 2nd, 3rd, & 4th level caches
- 512-bit SIMD floating-point units
- 15+ stage pipelines
- Branch prediction
- Out-of-order execution
- Speculative prefetching
- Multithreading
- Multiprocessing
- E.g., Intel Core i9-13900K





#### Processor Trends – Performance Plateaus




Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

## **Performance Walls**

#### Power

- Increased frequency leads to increased **power density**
- Difficult to mitigate dynamic/static **power dissipation**



#### Memory

- Compute bandwidth continues to outpace memory bandwidth
- Data migration can become the limiting factor on performance


#### **Instruction Level Parallelism**

- Increasingly difficult to find **parallelism** in single-instruction streams
- Diminishing returns on additional ILP hardware


## This Unit: Domain-Specific Accelerators

- Survey of Hardware Accelerators (Taxonomy)
  - Architecture
  - Software Aspects
  - Host Coupling
  - General Aspects
  - Domain-Specific Accelerators
- Graphics Engines
  - The Pipeline
  - Shaders
  - GPU Architectural Features
  - Other uses for GPUs


#### **Common Accelerators**




### Hardware Accelerators




### Hardware Accelerator Architecture



### Architecture -- Enumerated




## Special-purpose Resources




#### **Heterogeneous Multiprocessor**

- Many processing elements (PE), many threads per PE
- Collections of threads execute in lock-step (SIMD-like)
  - Hide latency to memory by switching threads




# What is an FPGA?




- Field-programmable gate array
  - Array of logic gates
  - Programmable in the "field"
  - Basically, custom logic on a chip
- Enables hardware design
  - Custom data path
  - Can be very fast and energy efficient
- Challenge is now to architect design
  - HW has many degrees of freedom

### Systolic Array



Cho et al., "Efficient Systolic-Array Redundancy Architecture for Offline/Online Repair," *Electronics*, 9(2):338, 2020.

## **3D Stacked Memory Technology**



## 2.5D GPU System






Figure 1. The Conceptual view of HBM interposer employed 4 HBMs and 1 graphic processing unit (GPU) for TB/s bandwidth module


### Software Aspects




### Software Aspects -- Enumerated




## Host Coupling




## Host Coupling -- Enumerated






#### Intel HARP - Hardware Accelerator Research Program


- FPGA tied to last-level cache on Xeon
- Cache coherent interconnect




## **Bump In The Wire**




#### **General Aspects**



#### **Domain-Specific Accelerators**




### General Aspects – Domain





## **Digital Signal Processor**



# Apple M1 Chip


#### 4 high-performance cores

Ultra-wide execution architecture 192KB instruction cache 128KB data cache Shared 12MB L2 cache

#### 4 high-efficiency cores

Wide execution architecture 128KB instruction cache 64KB data cache Shared 4MB L2 cache Machine learning


Machine learning accelerators 8-core GPU 16-core Neural Engine




#### Up to 8 cores

128 execution units Up to 24,576 concurrent threads 2.6 teraflops 82 gigatexels/second 41 gigapixels/second

## Apple M2 Chip



### Hardware Accelerators



# **Graphics Engines**

## Outline

- History of Consumer Level Graphics
- Motivation
- The Modern Graphics Pipeline
- Shader Programs
- GPU Architectural Features
- Other uses for GPUs

Based on "From Shader Code to a Teraflop: How GPU Shader Cores Work", By Kayvon Fatahalian, Stanford University

## In the Beginning...



## Simple Graphics Modes



#### Bitmap Mode


**Character Mode** 

### The 3D Reckoning

Ordinary VGA Quake	OpenGL Quake on 3Df×
Resolution: 320×200 Colors: 256 Frame-rate: 30fps	Resolution: 640x480 Colors: 65,536 Frame-rate: 30fps

## **Motivating Problem**


- Convert 3D models into something that can be drawn on screen
- Consumer displays easily hit 4K resolution (8mil+ pixels)
- Most applications target 30+ frames per second minimum
- It is infeasible to do this on even the fastest single threaded devices today




## **Graphics Engines**

#### **Conceptual model**

- Apply simple sequential programs to all items in a set
- Eg, Vertices, Faces, Fragments, Pixels
- Many programs (called shaders) connected in series to form a graphics pipeline




### Shader Program Example




#### 1 shaded fragment output record


#### **Executing a Shader**




#### **CPU-lite**



#### More Room=More Cores



# Scaling up




ALU ALU

16 cores = 16 simultaneous instruction streams


## Flynn's Taxonomy


- Proposed by Michael Flynn in 1966
- SISD single instruction, single data
  - Traditional uniprocessor
- SIMD single instruction, multiple data
  - Execute the same instruction on many data elements
  - Vector machines, graphics engines
- MIMD multiple instruction, multiple data
  - Each processor executes its own instructions
  - Multicores are all built this way
  - SPMD single program, multiple data (extension proposed by Frederica Darema)
    - MIMD machine, each node is executing the same code
- MISD multiple instruction, single data
  - Systolic array

#### **SIMD Cores**



## Why Not Both?






, 16 simultaneous instruction streams


## What's Missing?

```
sampler mySamp;
Texture2D<float3> myTex;
float3 lightDir;
float4 diffuseShader(float3 norm, float2 uv)
{
  float3 kd;
 kd = myTex.Sample(mySamp, uv);
  kd *= clamp ( dot(lightDir, norm), 0.0, 1.0);
  return float4(kd, 1.0);
}
```


## Divergence



### Divergence




## Divergence




### Feeding Cores with Data

- Recall that we removed the hardware that allows the CPU to avoid stalls
- OOE, branch predictors and prefetching all gone
- Question remains: How do we avoid execution stalls?

## **Cheating Stalls**



#### Managing In-Flight Instruction Stream




## When Interleaving Isn't Enough

- Interleaving was great in the 00's
- GeForce 6: 2005
  - 500MHz core clock
  - 36GB/s memory bandwidth
  - 16 Pixel Processors
- GeForce 3000: 2020
  - 1700MHz core clock (OC: 2 GHz)
  - 935GB/s memory bandwidth
  - 82 SMs, 4 cores per SM
  - Plus extras

#### Caches are Back

- Reintroduce L1 and L2 caches
- Intends to capture locality of data



L2 Cache

Main Memory

#### Other Uses for GPUs

- Wide Read -> Compute -> Write paradigm is actually very useful for other applications
  - Non-render image processing
  - Fluid Simulations
  - Scientific computing
  - Machine Learning

At their core these are all matrix Multiplies