











# CPI Calculation with Cache Misses • **Parameters** – Simple pipeline with base CPI of 1 – Instruction mix: 30% loads/stores  $-$  I\$:  $\%_{miss}$  = 2%,  $t_{miss}$  = 10 cycles  $-$  D\$:  $\%_{miss}$  = 10%,  $t_{miss}$  = 10 cycles • **What is new CPI?**  $-$  CPI<sub>IS</sub> =  $\%$ <sub>missIS</sub> x t<sub>miss</sub> = 0.02 x 10 cycles = 0.2 cycle  $-$  CPI<sub>D\$</sub> =  $\%$ <sub>load/store</sub>x  $\%$ <sub>missD\$</sub> x t<sub>missD\$</sub> = 0.3 x 0.1 x 10 cycles = 0.3 cycle  $-$  CPI<sub>new</sub> = CPI + CPI<sub>IS</sub> + CPI<sub>DS</sub> = 1+0.2+0.3 = 1.5 70

70 71







- Reads/transfers/fills of two misses can't happen at the same time
- Latencies can start to pile up
- This is a bandwidth problem (more later)

# Measuring Cache Performance

- Ultimate metric is  $t_{avg}$ 
	- Cache capacity and circuits roughly determines  $t<sub>hit</sub>$

71

=

hit?

- $-$  Lower-level memory structures determine  $t_{miss}$
- $-$  Measure  $\%_{miss}$ 
	- Hardware performance counters
	- Simulation





83 84









87 88

## Miss Rate: ABC

- Why do we care about 3C miss model?
	- So that we know what to do to eliminate misses If you don't have conflict misses, increasing
	- associativity won't help

### • **Associativity**

- + Decreases conflict misses
- Increases latency<sub>hit</sub>
- **Block size**
	- Increases conflict/capacity misses (fewer entries)
	- + Decreases compulsory/capacity misses (spatial locality)
	- No significant effect on latencyhit
- **Capacity**
	- + Decreases capacity misses
	- $-$  Increases latency $_{\text{hit}}$

# Reducing Conflict Misses: Victim Buffer

- Conflict misses: not enough associativity
	- High-associativity is expensive, but also rarely needed • 3 blocks mapping to same 2-way set and accessed (XYZ)+
- **Victim buffer (VB)**: small fully-associative cache
	- Sits on I\$/D\$ miss path
	- Small so very fast (e.g., 8 entries)
	- Blocks kicked out of I\$/D\$ placed in VB
	- On miss, check VB: hit? Place block back in I\$/D\$
	- 8 extra ways, shared among all sets + Only a few sets will need it at any given time



• Does VB reduce **%miss** or **latencymiss**?

91 92



93 94





I\$/D\$

tť

L2 VB





# Software Prefetching

- Use a special "prefetch" instruction
	- Tells the hardware to bring in data, doesn't actually read it
	- Just a hint
- Inserted by programmer or compiler

```
Example:
for (i = 0; i<NROWS; i++)
    for (j = 0; j<NCOLS; j+=BLOCK SIZE) {
  __builtin_prefetch(&X[i][j]+BLOCK_SIZE);
 for (jj=j; jj<j+BLOCK_SIZE-1; jj++)
             sum += x[i][jj];
```
- **}** • Multiple prefetches bring multiple blocks in parallel • Using lockup-free caches
	- "Memory-level" parallelism

98 99



- Greedily chases pointers from fetched blocks
- Jump pointers
- Augment data structure with prefetch pointers
- Make it easier to prefetch: cache-conscious layout/malloc
- Lays lists out serially in memory, so they look like arrays
- Active area of research

# Tag/Data Access

- Reads: read tag and data in parallel
	- Tag mis-match  $\rightarrow$  data is garbage (OK, stall until good data arrives)
- Writes: read tag, write data in parallel?
	- Tag mis-match  $\rightarrow$  clobbered data (oops)
	- For associative caches, which way was written into?
- Writes are a pipelined two step (multi-cycle) process • Step 1: match tag
	- Step 2: write to matching way
	- Bypass (with address check) to avoid load stalls
	- May introduce structural hazards

# Hardware Prefetching

• What to prefetch?

### • **Stride-based sequential prefetching**

- Can also do N blocks ahead to hide more latency
- +Simple, works for sequential things: insns, array data
- +Works better than doubling the block size

## • **Address-prediction**

- Needed for non-sequential data: lists, trees, etc.
- Use a hardware table to detect strides, common patterns

## • When to prefetch?

- On every reference?
- On every miss?

## Write Issues

- So far we have looked at reading from cache • Instruction fetches, loads
- What about writing into cache
	- Stores, not an issue for instruction caches (why they are simpler)
- Several new issues
	- Tag/data access
	- Write-through vs. write-back
	- Write-allocate vs. write-not-allocate
	- Hiding write miss latency



## Write Propagation Comparison

## • **Write-through**

- Requires additional bus bandwidth
- Consider repeated write hits
- Next level must handle small writes (1, 2, 4, 8-bytes)
- + No need for dirty bits in cache
- + No need to handle "writeback" operations
- Simplifies miss handling (no write-back buffer) • Sometimes used for L1 caches (for example, by IBM)

#### • **Write-back**

- + Key advantage: uses less bandwidth
- Reverse of other pros/cons above
- Used by Intel and AMD
- 2 nd-level and beyond are generally write-back caches



Hierarchy Performance

 $t_{\text{hit-M1}} + (96\text{miss-M1} \times t_{\text{miss-M1}})$  $t_{hit-M1} + ( %_{miss-M1} x t_{avg-M2})$ 

 $t_{\text{hit-M1}} + ( \%_{\text{miss-M1}} x (t_{\text{hit-M2}} + ( \%_{\text{miss-M2}} x t_{\text{miss-M2}}))$  $t_{\text{hit-M1}} + ( %_{\text{miss-M1}}x(t_{\text{hit-M2}} + ( %_{\text{miss-M2}}x t_{\text{avg-M3}})))$ 

 $t_{avg}$  =  $t_{avg-M1}$ 

…

**tmiss-M3 = tavg-M4**

**tmiss-M2 = tavg-M3**

**tmiss-M1 = tavg-M2**  $\mathbf{t}_{\text{avg}} = \mathbf{t}_{\text{avg-M1}}$ 

104 105

CPU

M1

M<sub>2</sub>

M3

M4







## Designing a Cache Hierarchy

- For any memory component:  $t<sub>hit</sub>$  vs.  $\%$ <sub>miss</sub> tradeoff
- Upper components (I\$, D\$) emphasize low  $t<sub>hit</sub>$ 
	- Frequent access  $\rightarrow$  t<sub>hit</sub> important
	- $t_{miss}$  is not bad  $\rightarrow$  % $_{miss}$  less important
	- Low capacity/associativity (to reduce  $t<sub>hit</sub>$ )
	- Small-medium block-size (to reduce conflicts)
- Moving down (L2, L3) emphasis turns to  $\%_{miss}$ 
	- Infrequent access  $\rightarrow$  t<sub>hit</sub> less important
	- $t_{\text{miss}}$  is bad  $\rightarrow$  % $_{\text{miss}}$  important
	- High capacity/associativity/block size (to reduce  $\%_{miss}$ )

110 111

# Split vs. Unified Caches

## **Split I\$/D\$**: insns and data in different caches

- To minimize structural hazards and  $t<sub>hit</sub>$
- Larger unified I\$/D\$ would be slow, 2nd port even slower
- Optimize I\$ for wide output (superscalar), no writes

#### **Unified L2, L3**: insns and data together

- To minimize  $\%_{\text{miss}}$
- + Fewer capacity misses: unused insn capacity used for data
- More conflict misses: insn/data conflicts
	- A much smaller effect in large caches
- Insn/data structural hazards are rare: simultaneous I\$/D\$ miss
- Go even further: unify L2, L3 of multiple cores in a multi-core

112 113

## Memory Hierarchy Parameters



- Some other design parameters • Split vs. unified insns/data
	- Inclusion vs. exclusion vs. nothing
	- On-chip, off-chip, or partially on-chip?

## Hierarchy: Inclusion versus Exclusion

### • **Inclusion**

- A block in the L1 is always in the L2
- Good for write-through L1s (why?)

#### • **Exclusion**

- Block is either in L1 or L2 (never both)
- Good if L2 is small relative to L1
	- Example: AMD's Duron 64KB L1s, 64KB L2

#### • **Non-inclusion**

• No guarantees

## **Summary**

- **Average access time** of a memory component
	- latency<sub>avg</sub> = latency<sub>hit</sub> +  $\%_{miss}$  x latency<sub>miss</sub>
- low *latency<sub>hit</sub>* and  $\mathcal{U}_{miss}$  in one structure = hard  $\rightarrow$  hierarchy • **Memory hierarchy**
- Cache (SRAM)  $\rightarrow$  memory (DRAM)  $\rightarrow$  swap (Disk)
- Smaller, faster, more expensive → bigger, slower, cheaper
- Cache ABCs (**associativity, block size, capacity**)
	- 3C miss model: compulsory, capacity, conflict
- **Performance optimizations**
	- $\%_{miss}$ : prefetching
- latency<sub>miss</sub>: victim buffer, critical-word-first, lockup-free design
- **Write issues**
	- Write-back vs. write-through
	- write-allocate vs. write-no-allocate