




83




87





84



88

Miss Rate: ABC

- Why do we care about 3C miss model?
 - So that we know what to do to eliminate misses
 - If you don't have conflict misses, increasing associativity won't help
- Associativity
 - + Decreases conflict misses
 - Increases latency_{hit}
- Block size
 - Increases conflict/capacity misses (fewer entries)
 - + Decreases compulsory/capacity misses (spatial locality)
 - No significant effect on latency_{hit}
- Capacity
 - + Decreases capacity misses
 - Increases latency_{hit}

Reducing Conflict Misses: Victim Buffer

- · Conflict misses: not enough associativity
 - High-associativity is expensive, but also rarely needed
 3 blocks mapping to same 2-way set and accessed (XYZ)+
- Victim buffer (VB): small fully-associative cache
 - Sits on I\$/D\$ miss path

+ Very effective in practice


- Small so very fast (e.g., 8 entries)
- Blocks kicked out of I\$/D\$ placed in VB

Does VB reduce %_{miss} or latency_{miss}?


- On miss, check VB: hit? Place block back in I\$/D\$
- 8 extra ways, shared among all sets
 + Only a few sets will need it at any given time




91





93





92





Software Prefetching

- Use a special "prefetch" instruction
 - Tells the hardware to bring in data, doesn't actually read it
 - Just a hint
 - Inserted by programmer or compiler Example:

- Multiple prefetches bring multiple blocks in parallel
 Using lockup-free caches
 - "Memory-level" parallelism

98

More Advanced Address Prediction • "Next-block" prefetching is easy, what about other options? • Correlating predictor • Large table stores (miss-addr → next-miss-addr) pairs • On miss, access table to find out what will miss next • It's OK for this table to be large and slow

- Content-directed or dependence-based prefetching
 - Greedily chases pointers from fetched blocks
- Jump pointers
- Augment data structure with prefetch pointers
- Make it easier to prefetch: cache-conscious layout/malloc
- Lays lists out serially in memory, so they look like arrays
- Active area of research

100

Tag/Data Access

- Reads: read tag and data in parallel
 - Tag mis-match \rightarrow data is garbage (OK, stall until good data arrives)
- Writes: read tag, write data in parallel?
 - Tag mis-match \rightarrow clobbered data (oops)
 - For associative caches, which way was written into?
- Writes are a pipelined two step (multi-cycle) process
 - Step 1: match tag
 - Step 2: write to matching way
 - Bypass (with address check) to avoid load stalls
 - May introduce structural hazards

Hardware Prefetching

• What to prefetch?

Stride-based sequential prefetching

- Can also do N blocks ahead to hide more latency
- + Simple, works for sequential things: insns, array data
- + Works better than doubling the block size
- Address-prediction
 - Needed for non-sequential data: lists, trees, etc.
 - · Use a hardware table to detect strides, common patterns


• When to prefetch?

- On every reference?
- On every miss?

99

Write Issues

- So far we have looked at reading from cache
 Instruction fetches, loads
- · What about writing into cache
 - Stores, not an issue for instruction caches (why they are simpler)
- Several new issues
 - Tag/data access
 - Write-through vs. write-back
 - · Write-allocate vs. write-not-allocate
 - Hiding write miss latency



Write Propagation Comparison


• Write-through

- Requires additional bus bandwidth
- Consider repeated write hits
- Next level must handle small writes (1, 2, 4, 8-bytes)
- + No need for dirty bits in cache
- + No need to handle "writeback" operations
- Simplifies miss handling (no write-back buffer)
 Sometimes used for L1 caches (for example, by IBM)
- Sometimes used for L1 caches (for examp

• Write-back

- + Key advantage: uses less bandwidth
- Reverse of other pros/cons above
- Used by Intel and AMD
- 2nd-level and beyond are generally write-back caches

104



Hierarchy Performance

t_{hit-M1} +(%_{miss-M1}x t_{miss-M1})

thit-M1 +(%miss-M1 x tavq-M2)

 $t_{hit-M1} + (\%_{miss-M1}x(t_{hit-M2} + (\%_{miss-M2}x t_{miss-M2}))$

 $t_{hit-M1} + (\%_{miss-M1}x(t_{hit-M2} + (\%_{miss-M2}x t_{avg-M3})))$

t_{avg} =

t_{avg-M1}

105

CPU

M1

M2

М3


ΜΔ


107


Ťt

t_{avg} = t_{avg-M1}

t_{miss-M3} =







Designing a Cache Hierarchy

- + For any memory component: t_{hit} vs. $\%_{\text{miss}}$ tradeoff
- Upper components (I\$, D\$) emphasize low t_{hit}
 - + Frequent access $\rightarrow t_{\text{hit}}$ important
 - + t_{miss} is not bad \rightarrow $\%_{\text{miss}}$ less important
 - Low capacity/associativity (to reduce t_{hit})
 - Small-medium block-size (to reduce conflicts)
- Moving down (L2, L3) emphasis turns to %_{miss}
 - + Infrequent access $\rightarrow t_{\text{hit}}$ less important
 - + $t_{\text{miss}} \text{ is bad} \rightarrow \%_{\text{miss}} \text{ important}$
 - High capacity/associativity/block size (to reduce %_{miss})

110

Split vs. Unified Caches

Split I\$/D\$: insns and data in different caches

- To minimize structural hazards and $t_{\mbox{\scriptsize hit}}$
- Larger unified I\$/D\$ would be slow, 2nd port even slower
- Optimize I\$ for wide output (superscalar), no writes

Unified L2, L3: insns and data together

- To minimize %_{miss}
- + Fewer capacity misses: unused insn capacity used for data
- More conflict misses: insn/data conflicts
 - A much smaller effect in large caches
- Insn/data structural hazards are rare: simultaneous I\$/D\$ miss
- Go even further: unify L2, L3 of multiple cores in a multi-core

112

Memory Hierarchy Parameters

Parameter	I\$/D\$	L2	L3	Main Memory
t _{hit}	2ns	10ns	30ns	100ns
t _{miss}	10ns	30ns	100ns	10ms (10M ns)
Capacity	8KB64KB	256KB-8MB	2-16MB	1-8GBs
Block size	16B64B	32B-128B	32B-256B	NA
Associativity	1-4	4-16	4-16	NA

Some other design parameters Split vs. unified insns/data

- Inclusion vs. exclusion vs. nothing
- On-chip, off-chip, or partially on-chip?

111

Hierarchy: Inclusion versus Exclusion

• Inclusion

- A block in the L1 is always in the L2
- Good for write-through L1s (why?)
- Exclusion
 - Block is either in L1 or L2 (never both)
 - Good if L2 is small relative to L1
 - Example: AMD's Duron 64KB L1s, 64KB L2

Non-inclusion

No guarantees

113

Summary

- Average access time of a memory component
- latency_{avg} = latency_{hit} + %_{miss} x latency_{miss}
- low *latency*_{hit} and %_{miss} in one structure = hard → hierarchy
 Memory hierarchy
- Cache (SRAM) \rightarrow memory (DRAM) \rightarrow swap (Disk)
- Smaller, faster, more expensive \rightarrow bigger, slower, cheaper
- Cache ABCs (associativity, block size, capacity)
- 3C miss model: compulsory, capacity, conflict
 Performance optimizations

 - %_{miss}: prefetching
 - \bullet latency_{\rm miss}: victim buffer, critical-word-first, lockup-free design
- Write issues
 - Write-back vs. write-through
 - write-allocate vs. write-no-allocate