



Digital IC Design and Architecture



MOS Inverter Dynamic Behavior




$C_{gd'}$, $C_{gs'}$, C_{gb} -> Oxide Caps

$C_{db'}$, C_{sb} -> Junction Caps

C_{int} -> Inteconnect Cap


Usually

$C_{db} \gg C_{gd}$ & $C_{sb} \gg C_{gs}$




$$C_{load} = C_{dbn}^{\#} + C_{dbp}^{\#} + C_{gdn}^{\#} + C_{gdp}^{\#} + C_{int}^{\#} + C_{gb}^{\#} \approx C_{dbn} + C_{dbp} + C_{int} + C_{gb}$$

where $C_{gb} = C_{gbn} + C_{gbp}$




$$C_{load} = C_{gdn} + C_{gdp} + C_{dbn} + C_{dbp} + C_{int} + C_{gb}$$

PROPAGATION DELAY DEFINITIONS




PROPAGATION DELAY DEFINITIONS

5




Avg Prop Delay

$$\tau_P = \frac{\tau_{PHL} + \tau_{PLH}}{2}$$



$$V_{50\%} = V_{OL} + 0.5 [V_{OH} - V_{OL}] = 0.5 [V_{OL} + V_{OH}]$$

OUTPUT VOLTAGE RISE & FALL TIMES



$$V_{10\%} = V_{OL} + 0.1 [V_{OH} - V_{OL}]$$

$$V_{90\%} = V_{OL} + 0.9 [V_{OH} - V_{OL}]$$


$$I = C \frac{\Delta V}{\Delta t}$$

CALCULATION OF DELAY TIMES

QUICK ESTIMATES:

$$\tau_{\text{PHL}} = \frac{C_{\text{load}} \Delta V_{\text{HL}}}{I_{\text{avg,HL}}} = \frac{C_{\text{load}} (V_{\text{OH}} - V_{50\%})}{I_{\text{avg,HL}}}$$

$$\tau_{\text{PLH}} = \frac{C_{\text{load}} \Delta V_{\text{LH}}}{I_{\text{avg,LH}}} = \frac{C_{\text{load}} (V_{50\%} - V_{\text{OL}})}{I_{\text{avg,LH}}}$$




$I_{\text{avg,HL}}$ -> approximate average C_{load} current during high-to-low V_{out} transition

$$I_{\text{avg,HL}} = \frac{1}{2} [i_{\text{C}}(V_{\text{in}} = V_{\text{OH}}, V_{\text{out}} = V_{\text{OH}}) + i_{\text{C}}(V_{\text{in}} = V_{\text{OH}}, V_{\text{out}} = V_{50\%})]$$

$I_{\text{avg,LH}}$ -> approximate average C_{load} current during low-to-high V_{out} transition

$$I_{\text{avg,LH}} = \frac{1}{2} [i_{\text{C}}(V_{\text{in}} = V_{\text{OL}}, V_{\text{out}} = V_{\text{OL}}) + i_{\text{C}}(V_{\text{in}} = V_{\text{OL}}, V_{\text{out}} = V_{50\%})]$$

$$i_{\text{C}} = i_{\text{Dp}} - i_{\text{Dn}}$$



QUICK ESTIMATES:

$$\tau_{\text{fall}} = \frac{C_{\text{load}} \Delta V_{90\text{-to-}10\%}}{I_{\text{avg},90\text{-to-}10\%}} = \frac{C_{\text{load}} (V_{90\%} - V_{10\%})}{I_{\text{avg},90\text{-to-}10\%}}$$

$$\tau_{\text{rise}} = \frac{C_{\text{load}} \Delta V_{10\text{-to-}90\%}}{I_{\text{avg},10\text{-to-}90\%}} = \frac{C_{\text{load}} (V_{90\%} - V_{10\%})}{I_{\text{avg},10\text{-to-}90\%}}$$

$I_{\text{avg},90\text{-to-}10\%}$ \rightarrow approximate average C_{load} current during 90%-to-10% V_{out} transition


$$I_{\text{avg},90\text{-to-}10\%} = \frac{1}{2} [i_C(V_{\text{in}} = V_{\text{OH}}, V_{\text{out}} = V_{90\%}) + i_C(V_{\text{in}} = V_{\text{OH}}, V_{\text{out}} = V_{10\%})]$$

$I_{\text{avg},10\text{-to-}90\%}$ \rightarrow approximate average C_{load} current during 10%-to-90% V_{out} transition

$$I_{\text{avg},10\text{-to-}90\%} = \frac{1}{2} [i_C(V_{\text{in}} = V_{\text{OL}}, V_{\text{out}} = V_{10\%}) + i_C(V_{\text{in}} = V_{\text{OL}}, V_{\text{out}} = V_{90\%})]$$

Calculating Propagation Delays By Solving the Circuit Differential Equation

MORE ACCURATE CALCULATION OF τ_{PHL} , τ_{PLH} :



$$i_{\text{C}} = C_{\text{load}} \frac{dV_{\text{out}}}{dt} = i_{\text{Dp}} - i_{\text{Dn}}$$


1) V_{in} - ABRUPTLY RISES CASE -> T_{PHL}

1) V_{in} - ABRUPTLY RISES CASE:

IC: $V_{out} = V_{DD}$, $V_{in} = 0 \rightarrow V_{DD}$



nMOS - ON SAT $V_{out} \geq V_{DD} - V_{T0n}$

p-MOS OFF LIN $0 \leq V_{out} < V_{DD} - V_{T0n}$




NOTE THAT:

$|i_{Dp}| \ll |i_{Dn}|$ for all inverter types




■ nMOS SAT
■ nMOS LIN


CMOS Inverter Revisited



$$V_{in} = V_{GSn} = V_{GSp} + V_{DD}$$

$$V_{out} = V_{DSn} = V_{DSp} + V_{DD}$$





$$\underline{t_0 < t < t_1'}:$$

$$i_{Dn} = \frac{k_n}{2} (V_{in} - V_{T0n})^2 = -i_C$$

$$\frac{k_n}{2} (V_{OH} - V_{T0n})^2 = -C_{load} \frac{dV_{out}}{dt}$$

for $V_{OH} - V_{T0n} < V_{out} \leq V_{OH}$

$$i_{Dn} = -C_{load} \frac{dV_{out}}{dt} \Rightarrow \boxed{dt = -\frac{C_{load}}{i_{Dn}} dV_{out}}$$


$$t=t_1' \quad V_{out} = V_{OH} - V_{T0n} \left(\frac{1}{i_{Dn}} \right) dV_{out}$$

$$\int_{t=t_0}^{t=t_1'} dt = -C_{load} \int_{V_{out}=V_{OH}}^{V_{out}=V_{OH}-V_{T0n}} \left(\frac{1}{i_{Dn}} \right) dV_{out}$$

Since i_{Dn} is INDEP of V_{out}

$$\int_{t=t_0}^{t=t_1'} dt = -\frac{C_{load}}{\frac{k_n}{2} (V_{OH} - V_{T0n})^2} \int_{V_{out}=V_{OH}}^{V_{out}=V_{OH}-V_{T0n}} dV_{out}$$

$$\boxed{t_1' - t_0 = \frac{2C_{load} V_{T0n}}{k_n (V_{OH} - V_{T0n})^2}}$$



$$\underline{t_1'} < t < t_{50\%} :$$

$$i_{Dn} = \frac{k_n}{2} [2(V_{in} - V_{T0n}) V_{out} - V_{out}^2]$$

$$= \frac{k_n}{2} [2(V_{OH} - V_{T0n}) V_{out} - V_{out}^2] = -C_{load} \frac{dV_{out}}{dt}$$

$$\text{for } V_{out} \leq V_{OH} - V_{T0n}$$

$$\int_{t=t_1'}^{t=t_{50\%}} dt = -C_{load} \int_{V_{out}=V_{OH}-V_{T0n}}^{V_{out}=V_{50\%}} \left(\frac{1}{i_{Dn}} \right) dV_{out}$$

$$\int_{t=t_1'}^{t=t_{50\%}} dt = -\frac{2C_{load}}{k_n} \int_{V_{out}=V_{OH}-V_{T0n}}^{V_{out}=V_{50\%}} \left(\frac{1}{2(V_{OH} - V_{T0n})V_{out} - V_{out}^2} \right) dV_{out}$$

$$t_{50\%} - t_1' = -\frac{2C_{load}}{k_n} \left. \frac{1}{2(V_{OH} - V_{T0n})} \ln \left(\frac{V_{out}}{2(V_{OH} - V_{T0n}) - V_{out}} \right) \right|_{V_{out}=V_{OH}-V_{T0n}}^{V_{out}=V_{50\%}}$$

$$t_{50\%} - t_1' = -\frac{2C_{\text{load}}}{k_n} \frac{1}{2(V_{\text{OH}} - V_{\text{T0n}})} \ln \left(\frac{V_{\text{out}}}{2(V_{\text{OH}} - V_{\text{T0n}}) - V_{\text{out}}} \right) \Bigg|_{V_{\text{out}} = V_{\text{OH}} - V_{\text{T0n}}}^{V_{\text{out}} = V_{50\%}}$$

$$= \frac{C_{\text{load}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})} \ln \left(\frac{2(V_{\text{OH}} - V_{\text{T0n}}) - V_{50\%}}{V_{50\%}} \right)$$

$$\longrightarrow t_1' - t_0 = \frac{2C_{\text{load}} V_{\text{T0n}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})^2}$$

$$\tau_{\text{PHL}} = t_{50\%} - t_1' + t_1' - t_0$$

$$\tau_{\text{PHL}} = \frac{2C_{\text{load}} V_{\text{T0n}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})^2} + \frac{C_{\text{load}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})} \ln \left(\frac{2(V_{\text{OH}} - V_{\text{T0n}}) - V_{50\%}}{V_{50\%}} \right)$$

$$= \frac{C_{\text{load}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})} \left[\frac{2V_{\text{T0n}}}{V_{\text{OH}} - V_{\text{T0n}}} + \ln \left(\frac{2(V_{\text{OH}} - V_{\text{T0n}})}{V_{50\%}} - 1 \right) \right]$$

$$\tau_{\text{PHL}} = \frac{C_{\text{load}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})} \left[\frac{2V_{\text{T0n}}}{V_{\text{OH}} - V_{\text{T0n}}} + \ln \left(\frac{2(V_{\text{OH}} - V_{\text{T0n}})}{V_{50\%}} - 1 \right) \right]$$


SUBSTITUTING $V_{50\%} = 0.5 [V_{\text{OL}} + V_{\text{OH}}]$

$$\tau_{\text{PHL}} = \frac{C_{\text{load}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})} \left[\frac{2V_{\text{T0n}}}{V_{\text{OH}} - V_{\text{T0n}}} + \ln \left(\frac{4(V_{\text{OH}} - V_{\text{T0n}})}{V_{\text{OH}} + V_{\text{OL}}} - 1 \right) \right]$$

WHERE for CMOS Inverters $V_{\text{OL}} = 0, V_{\text{OH}} = V_{\text{DD}}$

$$\tau_{\text{PHL}} = \frac{C_{\text{load}}}{k_n (V_{\text{DD}} - V_{\text{T0n}})} \left[\frac{2V_{\text{T0n}}}{V_{\text{DD}} - V_{\text{T0n}}} + \ln \left(\frac{4(V_{\text{DD}} - V_{\text{T0n}})}{V_{\text{DD}}} - 1 \right) \right]$$

Fall Time: τ_{fall}



WHERE for CMOS Inverters

$$V_{10\%} = 0.1V_{DD}, \quad V_{90\%} = 0.9V_{DD}$$

nMOS SAT
 nMOS LIN

$$\tau_{fall} = \frac{C_{load}}{k_n(V_{DD} - V_{T0n})} \left[\frac{2(V_{T0n} - 0.1V_{DD})}{V_{DD} - V_{T0n}} + \ln \left(\frac{2(V_{DD} - V_{T0n})}{0.1V_{DD}} - 1 \right) \right]$$

$$\tau_{PHL} = \frac{C_{load}}{k_n(V_{DD} - V_{T0n})} \left[\frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left(\frac{2(V_{DD} - V_{T0n})}{0.5V_{DD}} - 1 \right) \right]$$

EXAMPLE 6.1

Consider a CMOS inverter with $C_{\text{load}} = 1.0 \text{ pF}$, where the IV characteristics of the nMOS transistor driver are specified as follows:

$$V_{\text{GSn}} = 5 \text{ V and } V_{\text{DSn}} \geq 4 \text{ V} \Rightarrow i_{\text{Dn}} = i_{\text{Dnsat}} = 5 \text{ mA}$$

Assume V_{in} is a step pulse that switches instantaneously from 0 to 5 V. Calculate the delay time necessary for the inverter output to fall from its initial value of 5 V to 2.5 V.

$$V_{50\%} = 0.5 [V_{\text{OL}} + V_{\text{OH}}] = 0.5 [0 + 5 \text{ V}] = 2.5 \text{ V}$$

1. FROM IV DATA: Determine V_{T0n} and k_n

$$\text{nMOS in SAT} \Rightarrow V_{\text{DSn}} = 5 \text{ V} - V_{\text{T0n}} = 4 \text{ V} \Rightarrow V_{\text{T0n}} = 1 \text{ V}$$

$$\text{Using } i_{\text{Dnsat}} = \frac{k_n}{2} (V_{\text{GS}} - V_{\text{T0n}})^2 = 5 \text{ mA}$$

$$k_n = \frac{2i_{\text{Dnsat}}}{(V_{\text{GS}} - V_{\text{T0n}})^2} = \frac{2 \times 5 \text{ mA}}{(4 \text{ V})^2} = 0.625 \times 10^{-3} \text{ A/V}^2$$

2. $t_0 < t < t_1'$:

where $i_{Dn} = I_{Dnsat} = 5\text{mA}$

$$\int_{t=t_0}^{t=t_1'} dt = -C_{load} \int_{V_{out}=V_{OH}}^{V_{out}=V_{OH}-V_{T0n}} \left(\frac{1}{i_{Dn}} \right) dV_{out}$$

$$V_{OH} - V_{T0n} = 4\text{V}$$

$$V_{OH} = 5\text{V}$$

$$t_1' - t_0 = -\frac{C_{load}}{i_{Dnsat}} \int_{V_{out}=5\text{V}}^{V_{out}=4\text{V}} dV_{out} = -\frac{1\text{pF}}{5\text{mA}} (-1\text{V}) = 0.2\text{ns}$$

UNITS

$$\frac{C_{Load}}{i_{Dnsat}} \Delta V = \frac{\text{F}}{\text{A}} \text{V} = \frac{\text{C/V}}{\text{C/s}} \text{V} = \text{s}$$

3. $t_1' < t < t_1$:

$$t_1 - t_1' = \frac{C_{load}}{k_n (V_{OH} - V_{T0n})} \ln \left(\frac{2(V_{OH} - V_{T0n}) - V_{50\%}}{V_{50\%}} \right)$$

$$= \frac{1\text{pF}}{(0.625 \times 10^3 \text{ A/V}^2)(5 - 1)\text{V}} \ln \left(\frac{2(5 - 1)\text{V} - 2.5\text{V}}{2.5\text{V}} \right)$$

$$= \frac{1 \times 10^{-12} \text{ F}}{(0.625 \times 10^3 \text{ A/V}^2) 4\text{V}} \ln \left(\frac{5.5}{2.5} \right) = 1.26 \text{ ns}$$




$$\tau_{PHL} = 0.2 \text{ ns} + 1.26 \text{ ns} = 1.46 \text{ ns}$$

2) V_{in} - ABRUPTLY FALLS CASE:

IC: $V_{out} = V_{OL}$, $V_{in} = V_{OH} \rightarrow V_{OL} = 0$

nMOS - OFF SAT $V_{out} \leq V_{in} - V_{T0p} = -V_{T0p}$
 p-MOS ON LIN $V_{out} > -V_{T0p}$

$V_{GS} = V_{in} - V_{DD}$ $V_{DS} = V_{out} - V_{DD}$



■ pMOS SAT
 ■ pMOS LIN

$$\tau_{\text{PLH}} = \frac{C_{\text{load}}}{k_p (V_{\text{OH}} - V_{\text{OL}} - |V_{\text{T0p}}|)} \left[\frac{2|V_{\text{T0p}}|}{V_{\text{OH}} - |V_{\text{T0p}}|} + \ln \left(\frac{2(V_{\text{OH}} - V_{\text{OL}} - |V_{\text{T0p}}|)}{V_{\text{OH}} - V_{50\%}} - 1 \right) \right]$$

$V_{50\%} = 0.5 [V_{\text{OL}} + V_{\text{OH}}]$, FOR CMOS INV: $V_{\text{OL}} = 0$, $V_{\text{OH}} = V_{\text{DD}}$

$$\tau_{\text{PLH}} = \frac{C_{\text{load}}}{k_p (V_{\text{DD}} - |V_{\text{T0p}}|)} \left[\frac{2|V_{\text{T0p}}|}{V_{\text{DD}} - |V_{\text{T0p}}|} + \ln \left(\frac{4(V_{\text{DD}} - |V_{\text{T0p}}|)}{V_{\text{DD}}} - 1 \right) \right]$$

$$\tau_{\text{rise}} = \frac{C_{\text{load}}}{k_p (V_{\text{DD}} - |V_{\text{T0p}}|)} \left[\frac{2(|V_{\text{T0p}}| - 0.1V_{\text{DD}})}{V_{\text{DD}} - |V_{\text{T0p}}|} + \ln \left(\frac{2(V_{\text{DD}} - |V_{\text{T0p}}|)}{0.1V_{\text{DD}}} - 1 \right) \right]$$

FOR CMOS INV: $V_{\text{OL}} = 0$, $V_{\text{OH}} = V_{\text{DD}}$

$$\tau_{\text{PHL}} = \frac{C_{\text{load}}}{k_n (V_{\text{DD}} - V_{\text{T0n}})} \left[\frac{2V_{\text{T0n}}}{V_{\text{DD}} - V_{\text{T0n}}} + \ln \left(\frac{4(V_{\text{DD}} - V_{\text{T0n}})}{V_{\text{DD}}} - 1 \right) \right]$$

CONDITIONS FOR Balanced CMOS Inverter Propagation

Delays, i.e. $\tau_{\text{PHL}} = \tau_{\text{PLH}}$

$$\tau_{\text{PLH}} = \frac{C_{\text{load}}}{k_p (V_{\text{DD}} - |V_{\text{T0p}}|)} \left[\frac{2|V_{\text{T0p}}|}{V_{\text{DD}} - |V_{\text{T0p}}|} + \ln \left(\frac{4(V_{\text{DD}} - |V_{\text{T0p}}|)}{V_{\text{DD}}} - 1 \right) \right]$$

$$\tau_{\text{PHL}} = \frac{C_{\text{load}}}{k_n (V_{\text{DD}} - V_{\text{T0n}})} \left[\frac{2V_{\text{T0n}}}{V_{\text{DD}} - V_{\text{T0n}}} + \ln \left(\frac{4(V_{\text{DD}} - V_{\text{T0n}})}{V_{\text{DD}}} - 1 \right) \right]$$

where $k_n = \mu_n C_{\text{ox}} \frac{W_n}{L_n}$ & $k_p = \mu_p C_{\text{ox}} \frac{W_p}{L_p}$

FOR $\tau_{\text{PHL}} = \tau_{\text{PLH}}$

$$V_{\text{T0n}} = |V_{\text{T0p}}| \quad \text{or} \quad \left(\frac{W}{L} \right)_n = \frac{\mu_p}{\left(\frac{W}{L} \right)_p} = \frac{\mu_p}{\mu_n}$$



OBSERVATIONS

$$\tau_{\text{PHL}} = \frac{C_{\text{load}} L_n}{\mu_n C_{\text{ox}} (V_{\text{DD}} - V_{\text{TO}n})} \left(\frac{1}{W_n} \right) \left[\frac{2V_{\text{TO}n}}{V_{\text{DD}} - V_{\text{TO}n}} + \ln \left(\frac{4(V_{\text{DD}} - V_{\text{TO}n})}{V_{\text{DD}}} - 1 \right) \right]$$

$$\tau_{\text{PLH}} = \frac{C_{\text{load}} L_p}{\mu_p C_{\text{ox}} (V_{\text{DD}} - |V_{\text{TO}p}|)} \left(\frac{1}{W_p} \right) \left[\frac{2|V_{\text{TO}p}|}{V_{\text{DD}} - |V_{\text{TO}p}|} + \ln \left(\frac{4(V_{\text{DD}} - |V_{\text{TO}p}|)}{V_{\text{DD}}} - 1 \right) \right]$$

- Calculation of τ_{PHL} , depends largely on **NMOS driver**, i.e. **nearly same for all INV types**.
- Calculation of τ_{PLH} , depends largely on the **load device** and its operation, i.e. **different for all INV types**.
- Options to reduce τ_{PHL} , τ_{PLH} :
 - **Decrease C_{load}**
 - **Increase V_{DD}**
 - **Increase W/L ratio (which usually means increasing W)**


Account for Input Waveform Slope



EMPERICAL DELAY
CORRECTIONS FOR INPUT τ_r, τ_f :

$$\tau_{PHL}(\text{actual}) = \sqrt{\tau_{PHL}^2(\text{step-input}) + \left(\frac{\tau_r}{2}\right)^2}$$

$$\tau_{PLH}(\text{actual}) = \sqrt{\tau_{PLH}^2(\text{step-input}) + \left(\frac{\tau_f}{2}\right)^2}$$



CMOS INVERTER DELAY DESIGN FORMULAS

$$\tau_{\text{PHL}} = \frac{C_{\text{load}}}{k_n (V_{\text{DD}} - V_{\text{T0n}})} \left[\frac{2V_{\text{T0n}}}{V_{\text{DD}} - V_{\text{T0n}}} + \ln \left(\frac{4(V_{\text{DD}} - V_{\text{T0n}})}{V_{\text{DD}}} - 1 \right) \right]$$

where $k_n = \mu_n C_{\text{ox}} \frac{W_n}{L_n}$

$$\frac{W_n}{L_n} = \frac{C_{\text{load}}}{\tau_{\text{PHL}} \mu_n C_{\text{ox}} (V_{\text{DD}} - V_{\text{T0n}})} \left[\frac{2V_{\text{T0n}}}{V_{\text{DD}} - V_{\text{T0n}}} + \ln \left(\frac{4(V_{\text{DD}} - V_{\text{T0n}})}{V_{\text{DD}}} - 1 \right) \right]$$

$$\tau_{\text{PLH}} = \frac{C_{\text{load}}}{k_p (V_{\text{DD}} - |V_{\text{T0p}}|)} \left[\frac{2|V_{\text{T0p}}|}{V_{\text{DD}} - |V_{\text{T0p}}|} + \ln \left(\frac{4(V_{\text{DD}} - |V_{\text{T0p}}|)}{V_{\text{DD}}} - 1 \right) \right]$$

where $k_p = \mu_p C_{\text{ox}} \frac{W_p}{L_p}$

$$\frac{W_p}{L_p} = \frac{C_{\text{load}}}{\tau_{\text{PLH}} \mu_p C_{\text{ox}} (V_{\text{DD}} - |V_{\text{T0p}}|)} \left[\frac{2|V_{\text{T0p}}|}{V_{\text{DD}} - |V_{\text{T0p}}|} + \ln \left(\frac{4(V_{\text{DD}} - |V_{\text{T0p}}|)}{V_{\text{DD}}} - 1 \right) \right]$$

EXAMPLE 6.3

Design a CMOS inverter by determining the W_n and W_p of the nMOS and PMOS transistors to meet the following specs:

$$\rightarrow V_{th} = 2 \text{ V for } V_{DD} = 5 \text{ V}$$

$$\rightarrow \text{Delay time of } 2 \text{ ns for a } V_{out} \text{ transition from } 4 \text{ V to } 1 \text{ V,} \\ \text{with } C_{load} = 1.0 \text{ pF.}$$

The process and device parameters are specified as follows:

$$k'_n = \mu_n C_{ox} = 30 \mu\text{A/V}^2,$$

$$k'_p = \mu_p C_{ox} = 10 \mu\text{A/V}^2$$

$$L_n = L_p = 1.0 \mu\text{m}$$

$$V_{T0n} = 1.0 \text{ V}$$

$$V_{T0p} = -1.5 \text{ V}$$

$$W_{min} = 2 \mu\text{m (limited by design rules)}$$

STEP #1: Satisfy the **Delay Constraint:** τ_{PHL} from 4 V to 1 V

HL \Rightarrow PULL-DOWN $\Rightarrow \tau_{PHL}$ determined by nMOS driver

NOTE $V_{in} = V_{OH}$ and $1 \leq V_{out} \leq 4 \text{ V} \Rightarrow$ nMOS LIN

$$C_{\text{load}} \frac{dV_{\text{out}}}{dt} = -\frac{\mu_n C_{\text{ox}}}{2} \frac{W_n}{L_n} [2(V_{\text{OH}} - V_{\text{T0n}}) V_{\text{out}} - V_{\text{out}}^2]$$

$$\tau_{\text{delay}} = 2.0 \times 10^{-9} \text{ s} = -2 C_{\text{load}} \frac{1}{\mu_n C_{\text{ox}} \frac{W_n}{L_n}} \int_{V_{\text{out}}=4}^{V_{\text{out}}=1} \frac{dV_{\text{out}}}{[2(V_{\text{OH}} - V_{\text{T0n}}) V_{\text{out}} - V_{\text{out}}^2]}$$

$$= -2 C_{\text{load}} \frac{1}{\mu_n C_{\text{ox}} \frac{W_n}{L_n}} \frac{1}{2(V_{\text{OH}} - V_{\text{T0n}})} \ln \left[\frac{V_{\text{out}}}{2(V_{\text{OH}} - V_{\text{T0n}}) - V_{\text{out}}} \right] \Bigg|_{V_{\text{out}}=4}^{V_{\text{out}}=1}$$

$$= \frac{-C_{\text{load}}}{\mu_n C_{\text{ox}} \frac{W_n}{L_n} (V_{\text{DD}} - V_{\text{T0n}})} \left\{ \ln \left[\frac{1\text{V}}{2(5-1)\text{V} - 1\text{V}} \right] - \ln \left[\frac{4\text{V}}{2(5-1)\text{V} - 4\text{V}} \right] \right\}$$

$$2.0 \times 10^{-9} \text{ s} = \frac{-1 \times 10^{-12} \text{ F}}{(30 \times 10^{-6} \text{ A/V}^2) \frac{W_n}{L_n} (5-1)\text{V}} \left\{ \ln \left[\frac{1}{7} \right] - \ln \left[\frac{4}{4} \right] \right\}$$

$$\frac{W_n}{L_n} = \frac{1 \times 10^{-12} \text{ F}}{(2.0 \times 10^{-9} \text{ s})(30 \times 10^{-6} \text{ A/V}^2)(4)} \ln(7) = \frac{1}{(2.0)(0.03)(4)} \ln(7) = 8.108$$

$$\frac{W_n}{L_n} = 8.108, L_n = 1\mu\text{m} \Rightarrow W_n = 8.108 (1\mu\text{m}) = 8.1\mu\text{m}$$

From τ_{delay} spec.

STEP #2: Satisfy the V_{th} constraint, where:

$$V_{\text{th}} = \frac{V_{T0n} + \sqrt{\frac{1}{k_R}}(V_{\text{DD}} + V_{T0p})}{\left(1 + \sqrt{\frac{1}{k_R}}\right)} = \frac{1.0\text{V} + \sqrt{\frac{1}{k_R}}(5 + (-1.5))\text{V}}{\left(1 + \sqrt{\frac{1}{k_R}}\right)}$$

$$= \frac{1.0\text{V} + \sqrt{\frac{1}{k_R}}(3.5)\text{V}}{\left(1 + \sqrt{\frac{1}{k_R}}\right)} = 2\text{V} \Rightarrow k_R = (1.5)^2 = \frac{9}{4}$$

$$k_R = \frac{\mu_n C_{\text{ox}} (W/L)_n}{\mu_p C_{\text{ox}} (W/L)_p} = \frac{30 W_n}{10 W_p} = 3 \frac{W_n}{W_p} = \frac{9}{4} \Rightarrow W_p = \frac{4}{9}(3) W_n$$

with $L_p = 1\mu\text{m}$

$$W_p = \frac{4}{9}(3)8.1\mu\text{m} = 10.8\mu\text{m}$$

LIMITS TO SCALING DEVICE DIMENSIONS TO REDUCE PROPAGATION DELAYS

$$\tau_{PHL} = \frac{C_{load}}{k_n(V_{DD} - V_{T0n})} \left[\frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left(\frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

$$\tau_{PLH} = \frac{C_{load}}{k_p(V_{DD} - |V_{T0p}|)} \left[\frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left(\frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

$$k_n = \mu_n C_{ox} \frac{W_n}{L_n} \qquad k_p = \mu_p C_{ox} \frac{W_p}{L_p}$$

If C_{load} = independent of L_n , W_n and L_p , W_p

$$\tau_{PHL} = \frac{C_{load} L_n}{\mu_n C_{ox} (V_{DD} - V_{T0n})} \left(\frac{1}{W_n} \right) \left[\frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left(\frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right] = \frac{k_{PHL}}{W_n}$$

$$\tau_{PLH} = \frac{C_{load} L_p}{\mu_n C_{ox} (V_{DD} - |V_{T0p}|)} \left(\frac{1}{W_p} \right) \left[\frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left(\frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right] = \frac{k_{PLH}}{W_p}$$

Also

$$\tau_{fall} = \frac{k_{fall}}{W_n}$$

$$\tau_{rise} = \frac{k_{rise}}{W_p}$$

$$C_{load} \approx C_{dbn} + C_{dbp} + C_{int} + C_{gb}$$


For $C_{load} = \text{constant}$

$$\tau_{PHL} = \frac{k_{PHL}}{W_n} \quad \lim_{W_n \rightarrow \infty} \tau_{PHL} = \lim_{W_n \rightarrow \infty} \frac{k_{PHL}}{W_n} \rightarrow 0s$$


$$\tau_{PLH} = \frac{k_{PLH}}{W_p} \quad \lim_{W_p \rightarrow \infty} \tau_{PLH} = \lim_{W_p \rightarrow \infty} \frac{k_{PLH}}{W_p} \rightarrow 0s$$


Only when C_{load} is dominated by C_{int} is C_{load} a constant design parameter that is independent of the device dimensions.

In practice, to minimize area, L_n, L_p are set to the minimum dimension, i.e. $L_n = L_p = L_{min}$.



$$C_{load} \approx C_{dbn}(Wn) + C_{dbp}(Wp) + C_{int} + C_{gb}$$





due to gate capacitance of next stage

$$C_{\text{load}} \approx \underbrace{C_{\text{dbn}}(W_n) + C_{\text{dbp}}(W_p)}_{\text{intrinsic}} + \underbrace{C_{\text{int}} + C_{\text{gb}}}_{\text{extrinsic}}$$

where

$$C_{\text{dbn}}(W_n) = W_n(Y + x_j)C_{j0n}K_{\text{eqn}} + (W_n + 2Y)C_{\text{jswn}}K_{\text{eqn}}$$

$$C_{\text{dbp}}(W_p) = W_p(Y + x_j)C_{j0p}K_{\text{eqp}} + (W_p + 2Y)C_{\text{jswp}}K_{\text{eqp}}$$

$$C_{\text{load}} = \alpha_n W_n + \alpha_p W_p + \alpha_0$$

$$\alpha_0 = 2Y(C_{\text{jswn}}K_{\text{eqn}} + C_{\text{jswp}}K_{\text{eqp}}) + C_{\text{int}} + C_{\text{gb}}$$

$$\alpha_n = K_{\text{eqn}}((Y + x_j)C_{j0n} + C_{\text{jswn}})$$

$$\alpha_p = K_{\text{eqp}}((Y + x_j)C_{j0p} + C_{\text{jswp}})$$

$$\tau_{\text{PHL}} = \frac{C_{\text{load}} L_n}{\mu_n C_{\text{ox}} (V_{\text{DD}} - V_{\text{T0n}})} \left(\frac{1}{W_n} \right) \left[\frac{2V_{\text{T0n}}}{V_{\text{DD}} - V_{\text{T0n}}} + \ln \left(\frac{4(V_{\text{DD}} - V_{\text{T0n}})}{V_{\text{DD}}} - 1 \right) \right]$$

$$\tau_{\text{PLH}} = \frac{C_{\text{load}} L_p}{\mu_n C_{\text{ox}} (V_{\text{DD}} - |V_{\text{T0p}}|)} \left(\frac{1}{W_p} \right) \left[\frac{2|V_{\text{T0p}}|}{V_{\text{DD}} - |V_{\text{T0p}}|} + \ln \left(\frac{4(V_{\text{DD}} - |V_{\text{T0p}}|)}{V_{\text{DD}}} - 1 \right) \right]$$

Let $C_{\text{load}} = \alpha_0 + \alpha_n W_n + \alpha_p W_p$

$$\tau_{\text{PHL}} = \Gamma_n \left(\frac{\alpha_0 + (\alpha_n + R\alpha_p) W_n}{W_n} \right) \quad \tau_{\text{PLH}} = \Gamma_p \left(\frac{\alpha_0 + \left(\frac{\alpha_n}{R} + \alpha_p \right) W_p}{W_p} \right)$$

where $R = \frac{W_p}{W_n}$ (set to static parameters, V_{th} in CMOS)

$$\Gamma_n = \left(\frac{L_n}{\mu_n C_{\text{ox}} (V_{\text{DD}} - V_{\text{T0n}})} \right) \left[\frac{2V_{\text{T0n}}}{V_{\text{DD}} - V_{\text{T0n}}} + \ln \left(\frac{4(V_{\text{DD}} - V_{\text{T0n}})}{V_{\text{DD}}} - 1 \right) \right]$$

$$\Gamma_p = \left(\frac{L_p}{\mu_p C_{\text{ox}} (V_{\text{DD}} - |V_{\text{T0p}}|)} \right) \left[\frac{2|V_{\text{T0p}}|}{V_{\text{DD}} - |V_{\text{T0p}}|} + \ln \left(\frac{4(V_{\text{DD}} - |V_{\text{T0p}}|)}{V_{\text{DD}}} - 1 \right) \right]$$

$$\tau_{\text{PHL}} = \Gamma_n \left(\frac{\alpha_0 + (\alpha_n + R\alpha_p)W_n}{W_n} \right) \quad \tau_{\text{PLH}} = \Gamma_p \left(\frac{\alpha_0 + \left(\frac{\alpha_n}{R} + \alpha_p \right) W_p}{W_p} \right)$$

Hence, increasing W_p and W_n will have diminishing influence on τ_{PHL} and τ_{PLH} as they become large, i.e.

$$\tau_{\text{PHL}}^{\text{Limit}} = \lim_{W_n \rightarrow \infty} \tau_{\text{PHL}} = \Gamma_n (\alpha_n + R\alpha_p) \quad \text{absolute minimum delays}$$

$$\tau_{\text{PLH}}^{\text{Limit}} = \lim_{W_p \rightarrow \infty} \tau_{\text{PLH}} = \Gamma_p \left(\frac{\alpha_n}{R} + \alpha_p \right)$$

NOTE:


1. $\tau_{\text{PHL}}^{\text{Limit}}$, $\tau_{\text{PLH}}^{\text{Limit}}$ are independent of $\alpha_0 = f(C_{\text{int}}, C_{\text{gb}})$.
2. Achievement of ABSOLUTE MINIMUM DELAYS comes with maximum cost, i.e.

DIE AREA -> Maximized

POWER DISIPATION -> Maximized


Propagation Delay vs. W

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.




Propagation Delay vs. Area


Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.




Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.




CMOS RING OSCILLATOR



$C_{load,1} = C_{load,2} = C_{load,3}$ and $INV1 = INV2 = INV3$





$$C_{load,1} = C_{load,2} = C_{load,3} \quad \text{and} \quad INV1 = INV2 = INV3$$

$$T = \tau_{PHL2} + \tau_{PLH3} + \tau_{PHL1} + \tau_{PLH2} + \tau_{PHL3} + \tau_{PLH1} = 6\tau_p$$

where $2\tau_p = \tau_{PHLi} + \tau_{PLHi}$ for $i = 1, 2, 3$

$$f = \frac{1}{T} = \frac{1}{3 \times 2\tau_p} = \frac{1}{6\tau_p} \quad \text{Oscillation FREQ for 3 INVERTERS}$$


For n INVERTERS:
where $n = \text{odd}$

$$f = \frac{1}{T} = \frac{1}{2n\tau_p} \quad \text{or} \quad \tau_p = \frac{1}{2nf}$$

AMI 0.5 micron process

CIRCUIT PARAMETERS			UNITS
Inverters	K		
Vinv	1.0	2.04	volts
Vinv	1.5	2.29	volts
Vol (100 uA)	2.0	0.12	volts
Voh (100 uA)	2.0	4.86	volts
Vinv	2.0	2.47	volts
Gain	2.0	-18.26	
Ring Oscillator Freq.			
DIV256 (31-stg,5.0V)		98.75	MHz
D256_WIDE (31-stg,5.0V)		153.47	MHz
Ring Oscillator Power			
DIV256 (31-stg,5.0V)		0.49	uW/MHz/gate
D256_WIDE (31-stg,5.0V)		1.00	uW/MHz/gate

Interconnection Capacitance




PARASITIC RESISTANCE:

$$R_{\text{metal}} = \rho \frac{L}{Wt} = R_{\text{sheet}} \frac{L}{W}$$

AMI 0.5 micron process


PROCESS PARAMETERS	N+	P+	POLY	PLY2_HR	POLY2	M1	M2	UNITS
Sheet Resistance	84.4	109.2	22.9	1102	41.9	0.09	0.09	ohms/sq
Contact Resistance	60.9	150.6	15.8		26.8		0.81	ohms
Gate Oxide Thickness	142							angstrom

Note: Polysilicon vs. Metal resistance!





Double-metal double-poly n-well CMOS process


C_{mm}	$C_{\text{metal-to-metal}}$	=	2.5 nF/cm^2
C_{oxm}	$C_{\text{metal-to-substrate}}$	=	5.2 nF/cm^2
C_{oxp}	$C_{\text{poly-to-substrate}}$	=	6.5 nF/cm^2
C_{mp}	$C_{\text{metal-to-poly}}$	=	12.0 nF/cm^2



Layer	Cap	Ox Thickness	Typ Value	
A Poly-substrate	C_p	3000 Å	50 aF/ μm^2	1 μm CMOS Capacitances $t_{\text{ox}} = 200 \text{ \AA}$ $C_g = 1800 \text{ aF}/\mu\text{m}^2$ $\text{aF} = 10^{-18} \text{ F}$
B Metal2-sub	C_{m2}	9000 Å	20 aF/ μm^2	
C Poly-metal2	C_{m2p}	6000 Å	30 aF/ μm^2	
D Metal1-sub	C_{m1}	6000 Å	30 aF/ μm^2	
E Metal1-poly	C_{m1p}	3000 Å	60 aF/ μm^2	
E Metal1-metal2	C_{m2m1}	6000 Å	50 aF/ μm^2	
F Metal1-diffusion	C_{m1d}	3000 Å	60 aF/ μm^2	
G Metal2-diffusion	Passivation	6000 Å	30 aF/ μm^2	

Surface of an IC





$$FF = C_{\text{total}}/C_{PP} \rightarrow \text{FRINGING-FIELD FACTOR}$$

FF \rightarrow INC as $t/h \rightarrow$ INC, $W/h \leftarrow$ DEC, and $W/L \rightarrow$ INC

(SEE PLOT FF in FIG. 6.18 of TEXT)

$$C_{\text{total}} = \epsilon \left[\frac{W - \frac{t}{2}}{h} + \frac{2\pi}{\ln\left(1 + \frac{2h}{t} + \sqrt{\frac{2h}{t}\left(\frac{2h}{t} + 2\right)}\right)} \right] \text{ pF}/\mu\text{m L} \quad \text{for } W \geq t/2$$

$$C_{\text{total}} = \epsilon \left[\frac{W}{h} + \frac{\pi\left(1 - 0.0543\frac{t}{2h}\right)}{\ln\left(1 + \frac{2h}{t} + \sqrt{\frac{2h}{t}\left(\frac{2h}{t} + 2\right)}\right)} + 1.47 \right] \text{ pF}/\mu\text{m L} \quad \text{for } W < t/2$$






Figure 6.18. Variation of the fringing-field factor with the interconnect geometry.

Interconnection Delays in Sub-micron process

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.



Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.



Examples of Propagation Delay

Product	CMOS technology generation	Clock frequency, f	Fan-out=4 inverter delay
Pentium II	0.25 μm	600 MHz	~ 100 ps
Pentium III	0.18 μm	1.8 GHz	~ 40 ps
Pentium IV	0.13 μm	3.2 GHz	~ 20 ps

Typical clock periods:

- high-performance μP : ~ 15 FO4 delays
- PlayStation 2: 60 FO4 delays


POWER DISSIPATION

P_s = Static power dissipation due to leakage current or other current drawn continuously from the power supply.

P_d = dynamic power dissipation due to charging and discharging load capacitances (v_{in} assumed to be square-like)

P_{sc} = short circuit power dissipation due to charging and discharging load capacitances during the finite rise and fall times of v_{in} .

DYNAMIC POWER DISSIPATION




$$P_{avg} = \frac{1}{T} \int_0^T v(t) i(t) dt$$


$$P_{avg} = \frac{1}{T} \int_0^{T/2} V_{out}(t) i_{Dn}(t) dt + \frac{1}{T} \int_{T/2}^T (V_{DD} - V_{out}(t)) i_{Dp}(t) dt$$

where $i_{Dn}(t) = -C_{load} \frac{dV_{out}}{dt}$

$i_{Dp}(t) = C_{load} \frac{dV_{out}}{dt}$



$$P_{\text{avg}} = \frac{1}{T} \int_0^{T/2} V_{\text{out}}(t) \left(-C_{\text{load}} \frac{dV_{\text{out}}}{dt} \right) dt + \frac{1}{T} \int_{T/2}^T (V_{\text{DD}} - V_{\text{out}}(t)) \left(C_{\text{load}} \frac{dV_{\text{out}}}{dt} \right) dt$$



$$P_{\text{avg}} = \frac{1}{T} \int_{V_{\text{DD}}}^0 -C_{\text{load}} V_{\text{out}}(t) dV_{\text{out}} + \frac{1}{T} \int_0^{V_{\text{DD}}} C_{\text{load}} (V_{\text{DD}} - V_{\text{out}}(t)) dV_{\text{out}}$$


$$= \frac{1}{T} \left[-C_{\text{load}} \frac{V_{\text{out}}^2}{2} \Big|_{V_{\text{out}}=V_{\text{DD}}}^{V_{\text{out}}=0} + C_{\text{load}} \left(V_{\text{DD}} V_{\text{out}} - \frac{V_{\text{out}}^2}{2} \right) \Big|_{V_{\text{out}}=0}^{V_{\text{out}}=V_{\text{DD}}} \right]$$

$$P_{\text{avg}} = \frac{1}{T} \left[-C_{\text{load}} \frac{V_{\text{out}}^2}{2} \Big|_{V_{\text{out}}=V_{\text{DD}}}^{V_{\text{out}}=0} + C_{\text{load}} \left(V_{\text{DD}} V_{\text{out}} - \frac{V_{\text{out}}^2}{2} \right) \Big|_{V_{\text{out}}=0}^{V_{\text{out}}=V_{\text{DD}}} \right]$$

$$= \frac{1}{T} C_{\text{load}} V_{\text{DD}}^2$$



$$P_{\text{avg}} = C_{\text{load}} V_{\text{DD}}^2 f$$

APPLIES TO GENERAL CMOS LOGIC CIRCUITS




Cascade of N Inverters or Super-Buffer to Drive Large C_{load}

standard CMOS logic on die




PROBLEM: A minimum sized inverter drives a large load C_{LOAD} , leading to excessive delay, even with a large buffer (large W/L).

SOLUTION: Insert N inverter stages in cascade with increasing W/L between INV1 and load C_{LOAD} . The total delay through N stages will be less than the delay through a single stage driving C_{LOAD} .



Cascade of N Inverters or Super-Buffer to Drive Large C_{load} cont.



CONSIDER N stages, where N is a variable, and $a^{N+1} = C_{LOAD}/C_g$

$$W_{ni} = a^i W_{n0} \text{ and } W_{pi} = a^i W_{p0} \text{ for } i = 0, 1, \dots, N$$

$$C_{loadi} = a^i (C_d + a C_g) \text{ for } i = 0, 1, \dots, N \text{ and } a^{N+1} = C_{LOAD}/C_g$$

NOTE: ALL inverters have the same delay

$$t_d = \frac{\tau_0 a^i (C_d + a C_g)}{a^i C_d + C_g} = \tau_0 \frac{C_d + a C_g}{C_d + C_g} \text{ where } i = 1, \dots, N; \tau_0 \text{ is the gate delay for INV1 in a ring oscillator with load } C_d + C_g$$

$$t_{total} = (N + 1) \cdot t_d = (N + 1) \cdot \tau_0 \cdot \frac{C_d + a C_g}{C_d + C_g} \text{ Choose } N \text{ and } a \text{ to minimize } t_{total}$$

$$\text{where } a^{N+1} = C_{LOAD}/C_g \text{ \& } N+1 = \frac{\ln(C_{LOAD}/C_g)}{\ln(a)}$$

Cascade of N Inverters or Super-Buffer to Drive Large C_{load} cont.

$$\left. \begin{aligned} t_{total} &= (N+1)\tau_0 \frac{C_d + aC_g}{C_d + C_g} \\ N+1 &= \frac{\ln(C_{LOAD}/C_g)}{\ln(a)} \end{aligned} \right\} \Rightarrow \begin{aligned} t_{total} &= \frac{\ln(C_{LOAD}/C_g)}{\ln(a)} \tau_0 \frac{C_d + aC_g}{C_d + C_g} \\ W_{ni} &= a^i W_{n0} \text{ and } W_{pi} = a^i W_{p0} \end{aligned}$$

TO MINIMIZE t_{total} :

$$\frac{dt_{total}}{da} = \tau_0 \ln\left(\frac{C_{LOAD}}{C_g}\right) \left[-\frac{1/a}{(\ln(a))^2} \left(\frac{C_d + aC_g}{C_d + C_g}\right) + \frac{1}{\ln(a)} \left(\frac{C_g}{C_d + C_g}\right) \right] = 0$$

$$a_{opt} [\ln(a_{opt}) - 1] = \frac{C_d}{C_g} = 0 \quad a_{opt} \geq e = 2.718$$

For the SPECIAL CASE $C_d = 0 \Rightarrow \ln(a_{opt}) = 1$ or $a_{opt} = e^1 = 2.718$

Since $C_d > C_g$, $C_d = 0$ is only an academic special case.


Cascade of N Inverters or Super-Buffer to Drive Large C_{load} cont.

EXAMPLE: Design a Buffer using a scaled cascade of inverters to achieve minimum total delay t_{total} when $C_{LOAD} = 100 C_g$. Consider the case where

$$C_d = 2C_g.$$

$C_d = 2C_g \Rightarrow$ plot a_{opt} as function of C_d/C_g : $a_{opt} = 4.35 \Rightarrow \ln(a_{opt}) = 1.47$

Plot using Excel, MathCad, MatLab.



$$\frac{C_d}{C_g} = a_{opt} \cdot (\ln a_{opt} - 1)$$

$$N + 1 = \frac{\ln(C_{LOAD}/C_g)}{\ln(a_{opt})} \quad 4.61$$

$$\Rightarrow N = \frac{\ln(C_{LOAD}/C_g)}{1.47} - 1 = 2.13 \rightarrow N = 3$$

$$e^{3.13+1.47} = 100 \leq \frac{C_{LOAD}}{C_g} \leq e^{4+1.47} = 365$$

i	W_{ni}/W_{n0}	W_{pi}/W_{p0}
1	$(a_{opt})^1 = 4.35$	$(a_{opt})^1 = 4.35$
2	$(a_{opt})^2 = 18.92$	$(a_{opt})^2 = 18.92$
3	$(a_{opt})^3 = 82.31$	$(a_{opt})^3 = 82.31$

3rd stage can be eliminated with little impact.