



Digital IC Design and Architecture



Semiconductor
Memories


Semiconductor Memories




MEMORY DEVICE CHARACTERISTICS

| | DRAM | SRAM | UV EPROM | EEPROM | FLASH | FRAM |
|-----------------|-------------|------------|---------------|---------|-------------------------------|----------------------------|
| Data volatility | Yes | Yes | No | No | No | No |
| Data Refresh Op | Required | No | No | No | No | No |
| Cell Structure | 1T-1C | 6T | 1T | 2T | 1T (2 G) | 1T-1C |
| Cell Density | High | Low | High | Low | High | High |
| Power Consum | High | High/low | High | Low | Low | High |
| Read Speed | ≈50ns | ≈10/70ns | ≈50ns | ≈50ns | ≈50ns | ≈100ns |
| Write Speed | ≈40ns | ≈5/40ns | ≈10μs | ≈5ms | ≈10μs-1ms | ≈100ns |
| Cost per Bit | Low | High | Low | High | Low | Low |
| Application Ex | Main Memory | Cashe/PDAs | Game Machines | ID Card | Memory Card, Solid-State Disk | Smart Card, Digital Camera |

TYPICAL RANDOM ACCESS MEMORY ARRAY ORGANIZATION 4



Digital IC Design and Architecture




Nonvolatile Memory

Nonvolatile Memory



ROM CIRCUITS

4 X 4 BIT NOR BASED ROM ARRAY


5



LAYOUT OF CONTACT - MASK PROGRAMMABLE NOR ROM




LAYOUT OF CONTACT -MASK PROGRAMMABLE 4 X 4 BIT NOR ROM



IMPLANT - MASK PROGRAMMABLE NOR ROM ARRAY


Absent Xstr => store "1"

Present Xstr => store "0"



4 X 4 BIT NAND BASED ROM ARRAY



9



IMPLANT - MASK PROGRAMMABLE 4 X 4 BIT NAND ROM LAYOUT

Absent Xstr => store "0" (short)


Present Xstr => store "1"



threshold voltage
implant to make V_{TO}
negative to store "0"

DESIGN OF ROW AND COLUMN DECODERS

ROW ADDRESS DECODER FOR 2 ADDRESS BITS AND 4 WORD LINES EXAMPLE




| RA1 | RA2 | R1 | R2 | R3 | R4 |
|-----|-----|----|----|----|----|
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |


2 address bits plus
complements

Select 1 of 4 rows or
word lines

NOR BASED IMPLEMENTATION FOR A ROW DECODER WITH 2 ADDRESS BITS AND 4 WORD LINES




REALIZATION OF ROW DECODER AND ROM ARRAY AS TWO ADJACENT NOR PLANES



For $N = 2$


| RA1 | RA2 | R1 | R2 | R3 | R4 |
|-----|-----|----|----|----|----|
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |

REALIZATION OF ROW DECODER AND ROM ARRAY AS TWO ADJACENT NAND PLANES



| RA1 | RA2 | R1 | R2 | R3 | R4 | |
|-----|-----|----|----|----|----|----------------|
| 0 | 0 | 0 | 1 | 1 | 1 | ROW DECODER |
| 0 | 1 | 1 | 0 | 1 | 1 | TRUTH TABLE |
| 1 | 0 | 1 | 1 | 0 | 1 | FOR A 4X4 NAND |
| 1 | 1 | 1 | 1 | 1 | 0 | ROM ARRAY |

COLUMN DECODER FOR 8 BIT LINES IMPLEMENTED AS BINARY¹⁶ TREE




ADVANTAGE: Decoding is realized by tree structure; much reduced Xstr count.

DISADVANTAGE: Large number of series connected nMOS pass Xstrs.

Fix with buffers or use of a combined tree and pass-transistor design.


Digital IC Design and Architecture



Static Random Access Memory (SRAM)


STATIC READ-WRITE MEMORY (SRAM) CIRCUITS

21



1 - BIT SRAM CELL


Complementary Column arrangement achieves more reliable operation



BASIC REQUIREMENTS THAT DICTATE DESIGN:

1. DATA-WRITE OP \rightarrow MODIFY STORED DATA IN SRAM CELL
2. DATA-READ OP \rightarrow NOT MODIFY STORED DATA IN SRAM CELL

RESISTIVE-LOAD SRAM CELL






pass transistors to
activated by a row select
(RS) signal to enable
read/write ops

basic cross-coupled
2-inverter latch with 2
stable op points for
storing one-bit


SRAM cell is accessed
via two bit (column)
lines C and its
complement for more
reliable and much
faster operation

CMOS 6-T SRAM






CIRCUIT FOR CMOS SRAM CELL



- > VERY LOW STANDBY POWER CONSUMPTION
- > LARGER NOISE MARGINS THAN R-LOAD SRAMs
- > OPERATE AT LOWER SUPPLY VOLTAGES THAN R-LOAD SRAMs

- > LARGER DIE AREA




Write OP: force V_C or V_{NOT-C} to a logic low level when $\bar{W} = 0$.

| NOT-W | DATA | NOT-WB | WB | OPERATION (M3 ON) |
|-------|------|--------|----|---------------------------------------------------|
| 0 | 1 | 0 | 1 | M1 OFF, M2 ON $\rightarrow V_{NOT-C}$ LOW |
| 0 | 0 | 1 | 0 | M1 ON, M2 OFF $\rightarrow V_C$ LOW |
| 1 | X | 0 | 0 | M1 OFF, M2 OFF $\rightarrow V_C = V_{NOT-C}$ HIGH |

CMOS SRAM DESIGN STRATEGY

BASIC REQUIREMENTS THAT DICTATE (W/L) RATIOS:


1. DATA-WRITE OP -> MODIFY STORED DATA IN SRAM CELL
2. DATA-READ OP -> NOT MODIFY STORED DATA IN SRAM CELL
1. CONSIDER DATA-READ OP with “0” STORED IN CELL:



- a. @ $t = 0^-$: M3, M4 OFF; M2, M5 OFF & M1, M6 LIN
- b. @ $t = 0$: M3 SAT, M4 LIN; M2, M5 OFF & M1, M6 LIN
slow discharge of large C_c and V_1 increases
REQUIRE $V_1 \leq V_{T02}$ => LIMITS M3 W/L wrt M1 W/L

DESIGN FOR NON-DESTRUCTIVE DATA-READ“0” OP

34



DESIGN CONSTRAINT: $V_{1\max} = V_{T02} = V_{T0n}$ i.e. KEEP M2 OFF


M3 SAT, M1 LIN =>

$$\frac{k_{n3}}{2}(V_{DD} - V_1 - V_{T0n})^2 = \frac{k_{n1}}{2}(2(V_{DD} - V_{T0n})V_1 - V_1^2)$$

$$V_1 < V_{T0n}: \frac{k_{n3}}{k_{n1}} \frac{\left(\frac{W}{L}\right)_3}{\left(\frac{W}{L}\right)_1} < \frac{2(V_{DD} - 1.5V_{T0n})V_{T0n}}{(V_{DD} - 2V_{T0n})^2} < 1$$

SYMMETRY:
SAME for $\frac{k_{n4}}{k_{n2}}$
(M1 & M6 OFF
for Read '1')

2. CONSIDER DATA-WRITE “0” OP with “1” STORED IN CELL:



V_C IS SET “0” BY DATA-WRITE CIRCUIT

- a. @ $t = 0^-$: M3, M4 OFF; M2, M5 LIN & M1, M6 OFF (“1” stored)
- b. @ $t = 0$: M3 SAT, M4 SAT; M2, M5 LIN & M1, M6 OFF

WRITE “0” $\Rightarrow V_1: V_{DD} \rightarrow 0 (< V_{T0n})$ AND $V_2: 0 \rightarrow V_{DD}$ (M2 \rightarrow OFF)


DESIGN CONSTRAINT: $V_{1\max} = V_{T02} = V_{T0n}$ i.e. KEEP M2 OFF

WHEN $V_1 = V_{1\max} = V_{T0n}$: M3 LIN & M5 SAT \Rightarrow

$$\frac{k_p}{2} 5 \left(0 - V_{DD} - V_{T0p}\right)^2 = \frac{k_n}{2} 3 \left(2(V_{DD} - V_{T0n})V_{T0n} - V_{T0n}^2\right)$$

DESIGN FOR ROBUST DATA-WRITE“0” OP cont.

36



V_C IS SET “0” BY DATA-WRITE CIRCUIT

- a. @ $t = 0^-$: M3, M4 OFF; M2, M5 LIN & M1, M6 OFF (“1” stored)
 - b. @ $t = 0$: M3 SAT, M4 SAT; M2, M5 LIN & M1, M6 OFF
- WRITE “0” $\Rightarrow V_1: V_{DD} \rightarrow 0 (< V_{T0n}) \text{ AND } V_2: 0 \rightarrow V_{DD} (\text{M2} \rightarrow \text{OFF})$

DESIGN CONSTRAINT: $V_{1\max} = V_{T02} = V_{T0n}$ i.e. KEEP M2 OFF


$V_1 \leq V_{T0n}$, i.e. M2 (M1) forced OFF

$$\frac{k_{p5}}{k_{n3}} = \frac{k_{p6}}{k_{n4}} < \frac{2(V_{DD} - 1.5V_{T0n})V_{T0n}}{(V_{DD} + V_{T0p})^2} \Rightarrow$$


BY SYMMETRY to WRITE “1” when “0” is stored in cell.

$$\frac{\left(\frac{W}{L}\right)_5}{\left(\frac{W}{L}\right)_3} = \frac{\left(\frac{W}{L}\right)_6}{\left(\frac{W}{L}\right)_4} < \frac{\mu_n}{\mu_p} \frac{2(V_{DD} - 1.5V_{T0n})V_{T0n}}{(V_{DD} + V_{T0p})^2} < 1$$

CMOS SRAM SRAM READ CIRCUIT



Digital IC Design and Architecture




Dynamic Random
Access Memory
(DRAM)

DYNAMIC READ-WRITE MEMORY (DRAM) CIRCUITS


SRAM -> 4 - 6 TRANSISTORS PER BIT

3 - 5 LINES CONNECTING EACH CELL

DRAM -> DATA BIT IS STORED AS CHARGE ON CAPACITOR
 REDUCED DIE AREA VS. SRAM
 REQUIRES PERIODIC REFRESH




1-T DRAM Memory Cell






- > INDUSTRY STANDARD FOR HIGH DENSITY DRAM ARRAYS
- > SMALLEST COMPONENT COUNT & SILICON AREA PER BIT
- > SEPARATE OR “EXPLICIT” CAPACITOR (DUAL POLY) PER CELL


OPERATION OF 3 - TRANSISTOR DRAM CELL





Uses two-phase non-overlapping clock scheme where $\phi 1 = PC =$ precharge and $\phi 2 = RS =$ read or $WS =$ write.











Uses two-phase non-overlapping clock scheme where $\phi 1$ = bit-line is precharged and $\phi 2$ = **R** = read/write.

WRITE “1” OP: $D = 1, R = 1$ (M1 ON) $\Rightarrow C$ CHARGES TO “1”

WRITE “0” OP: $D = 0, R = 1$ (M1 ON) $\Rightarrow C$ DISCHARGES TO “0”

READ OP: DESTROYS STORED CHARGE ON **C** \Rightarrow REFRESH IS NEEDED AFTER EVERY DATA READ OP