


# Digital IC Design and Architecture



## Semiconductor Memories

# Semiconductor Memories

## Read-only Memory (ROM)

1. Mask programmed
2. Programmable ROM (PROM)
  - b. Fuse ROM
  - a. Erasable PROM (EPROM)
  - c. Electrically Erasable PROM (EEPROM)
  - d. Flash Memory
  - e. Ferroelectric RAM (FRAM)

## Read/Write (R/W) Memory or Random Access Memory (RAM)


Static RAM  
(SRAM)

Dynamic RAM  
(DRAM)


## MEMORY DEVICE CHARACTERISTICS

	DRAM	SRAM	UV EPROM	EEPROM	FLASH	FRAM
Data volatility	Yes	Yes	No	No	No	No
Data Refresh Op	Required	No	No	No	No	No
Cell Structure	1T-1C	6T	1T	2T	1T (2 G)	1T-1C
Cell Density	High	Low	High	Low	High	High
Power Consm	High	High/low	High	Low	Low	High
Read Speed	≈50ns	≈10/70ns	≈50ns	≈50ns	≈50ns	≈100ns
Write Speed	≈40ns	≈5/40ns	≈10μs	≈5ms	≈10μs-1ms	≈100ns
Cost per Bit	Low	High	Low	High	Low	Low
Application Ex	Main Memory	Cashe/PDAs	Game Machines	ID Card	Memory Card, Solid-State Disk	Smart Card, Digital Camera

TYPICAL RANDOM ACCESS MEMORY ARRAY ORGANIZATION 4



# Digital IC Design and Architecture




## Nonvolatile Memory

# Nonvolatile Memory

ROM CIRCUITS

4 X 4 BIT NOR BASED ROM ARRAY

5





WORD LINES				BIT LINES			
R1	R2	R3	R4	C1	C2	C3	C4
1	0	0	0	0	1	0	1
0	1	0	0	0	0	1	1
0	0	1	0	1	0	0	1
0	0	0	1	0	1	1	0
default "0"				default "1"			



All word lines  $R_i$  are kept at logic "0" level, except the selected line is pulled up to "1" level.

Absent Xstr => store "1"  
Present Xstr => store "0"

# LAYOUT OF CONTACT - MASK PROGRAMMABLE NOR ROM



### LAYOUT OF CONTACT -MASK PROGRAMMABLE 4 X 4 BIT NOR ROM






# IMPLANT - MASK PROGRAMMABLE NOR ROM ARRAY

Absent Xstr => store "1"


Present Xstr => store "0"



$$V_{T0} > V_{DD}$$

permanent OFF transistor  $\Leftrightarrow$  contact disconnect



## 4 X 4 BIT NAND BASED ROM ARRAY



# IMPLANT - MASK PROGRAMMABLE 4 X 4 BIT NAND ROM LAYOUT

Absent Xstr => store "0" (short)

Present Xstr => store "1" (long)



## DESIGN OF ROW AND COLUMN DECODERS


### ROW ADDRESS DECODER FOR 2 ADDRESS BITS AND 4 WORD LINES EXAMPLE



RA1	RA2	R1	R2	R3	R4
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


2 address bits plus complements      Select 1 of 4 rows or word lines

# NOR BASED IMPLEMENTATION FOR A ROW DECODER WITH 2 ADDRESS BITS AND 4 WORD LINES



# REALIZATION OF ROW DECODER AND ROM ARRAY AS TWO ADJACENT NOR PLANES

$2^N$  ROWS (WORD LINES)




For  $N = 2$

$RA_1$	$RA_2$	$R_1$	$R_2$	$R_3$	$R_4$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

## REALIZATION OF ROW DECODER AND ROM ARRAY AS TWO ADJACENT NAND PLANES


$2^N$  ROWS (WORD LINES)



$RA_1$	$RA_2$	$R_1$	$R_2$	$R_3$	$R_4$
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

ROW DECODER  
TRUTH TABLE  
FOR A 4X4 NAND  
ROM ARRAY


COLUMN DECODER FOR 8 BIT LINES IMPLEMENTED AS BINARY TREE



- ADVG: Decoding is realized by tree structure; much reduced Xstr count.
- DISADVG: Large number of series connected nMOS pass Xstrs.  
Fix with buffers or use of a combined tree and pass-transistor design.




# Digital IC Design and Architecture



## Static Random Access Memory (SRAM)


## STATIC READ-WRITE MEMORY (SRAM) CIRCUITS

21



1 - BIT SRAM CELL


Complementary Column arrangement achieves more reliable operation




### BASIC REQUIREMENTS THAT DICTATE DESIGN:

1. DATA-WRITE OP -> MODIFY STORED DATA IN SRAM CELL
2. DATA-READ OP -> NOT MODIFY STORED DATA IN SRAM CELL



### RESISTIVE-LOAD SRAM CELL




# CMOS 6-T SRAM




Full CMOS SRAM  
Cell



## CIRCUIT FOR CMOS SRAM CELL



- > VERY LOW STANDBY POWER CONSUMPTION
- > LARGER NOISE MARGINS THAN R-LOAD SRAMS
- > OPERATE AT LOWER SUPPLY VOLTAGES THAN R-LOAD SRAMS
- > LARGER DIE AREA



**Write OP:** force  $V_C$  or  $V_{NOT-C}$  to a logic low level when  $\bar{W} = 0$ .


NOT-W	DATA	NOT-WB	WB	OPERATION (M3 ON)
0	1	0	1	M1 OFF, M2 ON $\rightarrow V_{NOT-C}$ LOW
0	0	1	0	M1 ON, M2 OFF $\rightarrow V_C$ LOW
1	X	0	0	M1 OFF, M2 OFF $\rightarrow V_C = V_{NOT-C}$ HIGH





# DESIGN FOR NON-DESTRUCTIVE DATA-READ "0" OP

34



**DESIGN CONSTRAINT:**  $V_{1max} = V_{T02} = V_{T0n}$  i.e. KEEP M2 OFF

M3 SAT, M1 LIN =>

$$\frac{k_{n3}}{2} (V_{DD} - V_1 - V_{T0n})^2 = \frac{k_{n1}}{2} (2(V_{DD} - V_{T0n})V_1 - V_1^2)$$

$$V_1 < V_{T0n}: \frac{k_{n3}}{k_{n1}} = \frac{\left(\frac{W}{L}\right)_3}{\left(\frac{W}{L}\right)_1} < \frac{2(V_{DD} - 1.5V_{T0n})V_{T0n}}{(V_{DD} - 2V_{T0n})^2} < 1$$


**SYMMETRY:**

SAME for  $\frac{k_{n4}}{k_{n2}}$   
(M1 & M6 OFF for Read '1')






# CMOS SRAM SRAM READ CIRCUIT



# Digital IC Design and Architecture



## Dynamic Random Access Memory (DRAM)

## DYNAMIC READ-WRITE MEMORY (DRAM) CIRCUITS


SRAM -> 4 - 6 TRANSISTORS PER BIT

3 - 5 LINES CONNECTING EACH CELL


DRAM -> DATA BIT IS STORED AS CHARGE ON CAPACITOR

REDUCED DIE AREA VS. SRAM

REQUIRES PERIODIC REFRESH




# 1-T DRAM Memory Cell



- > INDUSTRY STANDARD FOR HIGH DENSITY DRAM ARRAYS
- > SMALLEST COMPONENT COUNT & SILICON AREA PER BIT
- > SEPARATE OR “EXPLICIT” CAPACITOR (DUAL POLY) PER CELL


## OPERATION OF 3 - TRANSISTOR DRAM CELL




$$C_c, C_{\text{NOT-C}} \gg C (> 10 C)$$


Uses two-phase non-overlapping clock scheme where  $\phi_1 = \text{PC} = \text{precharge}$  and  $\phi_2 = \text{RS} = \text{read}$  or  $\text{WS} = \text{write}$ .







PRECHARGE CYCLE





WRITE "1" OP

$\overline{DATA} = 0$

$WS = 1; RS = 0$

$C_c, C$  SHARE CHARGE DUE TO M1 ON






READ "0" OP

$\overline{\text{DATA}} = 1$

WS = 0; RS = 1

C<sub>NOT-C</sub> DOES NOT  
DISCHARGE  
DUE TO M2 OFF



Uses two-phase non-overlapping clock scheme where  $\phi_1 =$  bit-line is precharged and  $\phi_2 = R =$  read/write.

WRITE "1" OP:  $D = 1, R = 1$  (M1 ON)  $\Rightarrow$  C CHARGES TO "1"

WRITE "0" OP:  $D = 0, R = 1$  (M1 ON)  $\Rightarrow$  C DISCHARGES TO "0"

READ OP: DESTROYS STORED CHARGE ON C  $\Rightarrow$  REFRESH IS NEEDED AFTER EVERY DATA READ OP