Syllabus

From CSE462 Wiki
Revision as of 13:30, 7 May 2018 by Wdr (talk | contribs)
Jump to navigationJump to search
SPRING 2018
LECTURE DATE TOPICS PREPARATION ASSIGNED DUE
1 JAN 19 Course Introduction
VGA Video
Vivado Clocking Wizard
VGA Skeleton VHDL
NEXYS4 DDR Dev Board Manual
NEXYS4 DDR Dev Board Schematic
VHDL Tutorial
Xilinx Vivado Tutorial
Course Introduction
VGA Video
Vivado Clocking Wizard Tutorial
VGA VHDL Skeleton
Digilent NEXYS 4 DDR Development Board Manual
Digilent NEXYS 4 DDR Development Board Schematics
VHDL Tutorial
Xilinx Vivado Tutorial
Homework 1
2 JAN 26 Bit-Mapped Displays
Vivado Block RAM
COE Files
PCB Fundamentals
CAD Drafting Terminology
The ExpressPCB CAD Tool
ExpressPCB Board Properties
Advanced PCB Concepts
Vivado Block RAM Tutorial
Example COE File
PCB Technology Article
Drafting Manual
CAD Dimensioning Textbook
ExpresPCB CAD Tool
Express PCB Board Matrix
Reflection Lecture
MS&T Trace Impedance Calculator
Maximum ExpressPCB Trace Impedance
Homework 2 Homework 1
3 FEB 2 Character Displays
PCB Power and Ground Considerations
Project Gantt Chart
Project Gantt Chart Homework 3 Homework 2
4 FEB 9 Semester Project Assignment
Semester Project Paper Format
FPGA Configuration Concepts
FPGA Power Requirements
Project Assignment
Paper Requirements
Xilinx Spartan 6 FPGA Configuration User Guide
Xilnx Spartan 6 LX Family Switching Characteristics
Semester Project Homework 3
5 FEB 16 PROJECT
6 FEB 23 PROJECT
7 MAR 2 PROJECT
8 MAR 9 PROJECT
MAR 16 SPRING BREAK PROJECT
9 MAR 23 PROJECT
10 MAR 30 PROJECT
11 APR 6 PROJECT
12 APR 13 PROJECT
13 APR 20 PROJECT
14 APR 27 PROJECT
14 MAY 7 PROJECT PRESENTATIONS