Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| Line 9: | Line 9: | ||
*[[media:AN810.pdf|Understanding Flash ADCs]] | *[[media:AN810.pdf|Understanding Flash ADCs]] | ||
*[[media:fermilab-conf-07-601-e.pdf|Fermilab ADC/TDC in FPGA Paper]] | *[[media:fermilab-conf-07-601-e.pdf|Fermilab ADC/TDC in FPGA Paper]] | ||
| + | *[[media:Ramp_Generator.pdf|Analog Ramp Generator]] | ||
*[[media:MLE-TB20110419.pdf|Altera Delta-Sigma ADC in FPGA Paper]] | *[[media:MLE-TB20110419.pdf|Altera Delta-Sigma ADC in FPGA Paper]] | ||
*[[media:Volume-1Number-2PP-508-513.pdf|Xilinx Modified Delta-Sigma ADC in FPGA Paper]] | *[[media:Volume-1Number-2PP-508-513.pdf|Xilinx Modified Delta-Sigma ADC in FPGA Paper]] | ||
Revision as of 18:09, 20 January 2015
- Course Introduction
- Use Advanced PCB Technology to Produce 50% Smaller Product Designs
- Reflection Lecture
- Maximum ExpressPCB Trace Impedance
- LVDS Fundamentals
- R-2R DAC Circuit
- R-2R DAC SPICE DECK
- R-2R DAC Simulation
- Understanding Flash ADCs
- Fermilab ADC/TDC in FPGA Paper
- Analog Ramp Generator
- Altera Delta-Sigma ADC in FPGA Paper
- Xilinx Modified Delta-Sigma ADC in FPGA Paper
- Lattice Semiconductor ADC White Paper
- VHDL Lecture
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
- IEEE Code of Ethics
- Employment Contract
Links:
