Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| Line 9: | Line 9: | ||
*[[media:Metastability 2.pdf|Measured Flip-Flop Responses to Marginal Triggering]] | *[[media:Metastability 2.pdf|Measured Flip-Flop Responses to Marginal Triggering]] | ||
*[[media:EVERYTHING YOU ALWAYS WANTED.PDF|VHDL Lecture]] | *[[media:EVERYTHING YOU ALWAYS WANTED.PDF|VHDL Lecture]] | ||
| + | *[[media:Timing1.png|CPLD Timing 1]] | ||
| + | *[[media:Timing2.png|CPLD Timing 2]] | ||
*[[media:Metastability 1.pdf|Metastability 1]] | *[[media:Metastability 1.pdf|Metastability 1]] | ||
*[[media:Metastability 2.pdf|Metastability 2]] | *[[media:Metastability 2.pdf|Metastability 2]] | ||
Revision as of 19:04, 31 January 2013
- Customer Presentation
- Efficient Parallel Upsampling
- Chalk Board Loopback Block Diagram
- Chalk Board Loopback Timing Diagram
- Updated Loopback Timing Diagram
- VHDL Lecture
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
- VHDL Lecture
- CPLD Timing 1
- CPLD Timing 2
- Metastability 1
- Metastability 2
- IEEE Code of Ethics
- Employment Contract
Links:
