Difference between revisions of "Syllabus"
From CSE462 Wiki
Jump to navigationJump to searchLine 130: | Line 130: | ||
|- | |- | ||
− | | | + | |16 |
|MAR 7 | |MAR 7 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 154: | Line 154: | ||
|- | |- | ||
− | | | + | |17 |
|MAR 19 | |MAR 19 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 162: | Line 162: | ||
|- | |- | ||
− | | | + | |18 |
|MAR 21 | |MAR 21 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 170: | Line 170: | ||
|- | |- | ||
− | | | + | |19 |
|MAR 26 | |MAR 26 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 178: | Line 178: | ||
|- | |- | ||
− | | | + | |20 |
|MAR 28 | |MAR 28 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 186: | Line 186: | ||
|- | |- | ||
− | | | + | |21 |
|APR 2 | |APR 2 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 194: | Line 194: | ||
|- | |- | ||
− | | | + | |22 |
|APR 4 | |APR 4 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 202: | Line 202: | ||
|- | |- | ||
− | | | + | |23 |
|APR 9 | |APR 9 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 210: | Line 210: | ||
|- | |- | ||
− | | | + | |24 |
|APR 11 | |APR 11 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 219: | Line 219: | ||
|- | |- | ||
− | | | + | |25 |
|APR 16 | |APR 16 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 227: | Line 227: | ||
|- | |- | ||
− | | | + | |26 |
|APR 18 | |APR 18 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 235: | Line 235: | ||
|- | |- | ||
− | | | + | |27 |
|APR 23 | |APR 23 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
Line 243: | Line 243: | ||
|- | |- | ||
− | | | + | |28 |
|APR 25 | |APR 25 | ||
|PROJECT PRESENTATIONS | |PROJECT PRESENTATIONS |
Revision as of 15:51, 13 December 2018
LECTURE | DATE | TOPICS | PREPARATION | ASSIGNED | DUE |
1 | JAN 15 | Course Introduction VGA Video Vivado Clocking Wizard VGA Skeleton VHDL NEXYS4 DDR Dev Board Manual NEXYS4 DDR Dev Board Schematic VHDL Tutorial Xilinx Vivado Tutorial |
Course Introduction VGA Video Vivado Clocking Wizard Tutorial VGA VHDL Skeleton Digilent NEXYS 4 DDR Development Board Manual Digilent NEXYS 4 DDR Development Board Schematics VHDL Tutorial Xilinx Vivado Tutorial |
Homework 1 | |
2 | JAN 17 | ||||
3 | JAN 22 | Bit-Mapped Displays Vivado Block RAM COE Files PCB Fundamentals CAD Drafting Terminology The ExpressPCB CAD Tool ExpressPCB Board Properties Advanced PCB Concepts |
Vivado Block RAM Tutorial Example COE File PCB Technology Article Drafting Manual CAD Dimensioning Textbook ExpresPCB CAD Tool Express PCB Board Matrix Reflection Lecture MS&T Trace Impedance Calculator Maximum ExpressPCB Trace Impedance |
Homework 2 | Homework 1 |
4 | JAN 24 | ||||
5 | JAN 29 | Character Displays PCB Power and Ground Considerations Project Gantt Chart |
Project Gantt Chart | Homework 3 | Homework 2 |
6 | JAN 31 | ||||
7 | FEB 5 | Semester Project Assignment Semester Project Paper Format FPGA Configuration Concepts FPGA Power Requirements |
Project Assignment Paper Requirements Xilinx Spartan 6 FPGA Configuration User Guide Xilnx Spartan 6 LX Family Switching Characteristics |
Semester Project | Homework 3 |
8 | FEB 7 | TEAM PROJECT | |||
9 | FEB 12 | TEAM PROJECT | |||
10 | FEB 14 | TEAM PROJECT | |||
11 | FEB 19 | TEAM PROJECT | |||
12 | FEB 21 | TEAM PROJECT | |||
13 | FEB 26 | TEAM PROJECT | |||
14 | FEB 28 | TEAM PROJECT | |||
15 | MAR 5 | TEAM PROJECT | |||
16 | MAR 7 | TEAM PROJECT | |||
MAR 12 | SPRING BREAK | ||||
MAR 14 | SPRING BREAK | ||||
17 | MAR 19 | TEAM PROJECT | |||
18 | MAR 21 | TEAM PROJECT | |||
19 | MAR 26 | TEAM PROJECT | |||
20 | MAR 28 | TEAM PROJECT | |||
21 | APR 2 | TEAM PROJECT | |||
22 | APR 4 | TEAM PROJECT | |||
23 | APR 9 | TEAM PROJECT | |||
24 | APR 11 | TEAM PROJECT |
| ||
25 | APR 16 | TEAM PROJECT | |||
26 | APR 18 | TEAM PROJECT | |||
27 | APR 23 | TEAM PROJECT | |||
28 | APR 25 | PROJECT PRESENTATIONS |