Difference between revisions of "Syllabus"
From CSE462 Wiki
Jump to navigationJump to search| Line 163: | Line 163: | ||
|- | |- | ||
|14 | |14 | ||
| − | |MAR | + | |MAR 21 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
| Line 171: | Line 171: | ||
|- | |- | ||
|15 | |15 | ||
| − | |MAR | + | |MAR 26 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
| Line 179: | Line 179: | ||
|- | |- | ||
|16 | |16 | ||
| − | |MAR | + | |MAR 28 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
| Line 187: | Line 187: | ||
|- | |- | ||
|17 | |17 | ||
| − | | | + | |APR 2 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
| Line 195: | Line 195: | ||
|- | |- | ||
|18 | |18 | ||
| − | | | + | |APR 4 |
| + | |TEAM PROJECT | ||
| + | | | ||
| + | | | ||
| + | | | ||
| + | |||
| + | |- | ||
| + | |19 | ||
| + | |APR 9 | ||
| + | |TEAM PROJECT | ||
| + | | | ||
| + | | | ||
| + | | | ||
| + | |||
| + | |20 | ||
| + | |APR 11 | ||
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
| Line 202: | Line 217: | ||
| + | |- | ||
| + | |21 | ||
| + | |APR 16 | ||
| + | |TEAM PROJECT | ||
| + | | | ||
| + | | | ||
| + | | | ||
| + | |||
| + | |22 | ||
| + | |APR 18 | ||
| + | |TEAM PROJECT | ||
| + | | | ||
| + | | | ||
| + | | | ||
| + | |||
| + | |23 | ||
| + | |APR 23 | ||
| + | |TEAM PROJECT | ||
| + | | | ||
| + | | | ||
| + | | | ||
|- | |- | ||
|XX | |XX | ||
| − | | | + | |APR 25 |
|PROJECT PRESENTATIONS | |PROJECT PRESENTATIONS | ||
| | | | ||
Revision as of 15:46, 13 December 2018
| LECTURE | DATE | TOPICS | PREPARATION | ASSIGNED | DUE | ||||||||||||
| 1 | JAN 15 | Course Introduction VGA Video Vivado Clocking Wizard VGA Skeleton VHDL NEXYS4 DDR Dev Board Manual NEXYS4 DDR Dev Board Schematic VHDL Tutorial Xilinx Vivado Tutorial |
Course Introduction VGA Video Vivado Clocking Wizard Tutorial VGA VHDL Skeleton Digilent NEXYS 4 DDR Development Board Manual Digilent NEXYS 4 DDR Development Board Schematics VHDL Tutorial Xilinx Vivado Tutorial |
Homework 1 | |||||||||||||
| 2 | JAN 17 | ||||||||||||||||
| 3 | JAN 22 | Bit-Mapped Displays Vivado Block RAM COE Files PCB Fundamentals CAD Drafting Terminology The ExpressPCB CAD Tool ExpressPCB Board Properties Advanced PCB Concepts |
Vivado Block RAM Tutorial Example COE File PCB Technology Article Drafting Manual CAD Dimensioning Textbook ExpresPCB CAD Tool Express PCB Board Matrix Reflection Lecture MS&T Trace Impedance Calculator Maximum ExpressPCB Trace Impedance |
Homework 2 | Homework 1 | ||||||||||||
| 4 | JAN 24 | ||||||||||||||||
| 5 | JAN 29 | Character Displays PCB Power and Ground Considerations Project Gantt Chart |
Project Gantt Chart | Homework 3 | Homework 2 | ||||||||||||
| 6 | JAN 31 | ||||||||||||||||
| 7 | FEB 5 | Semester Project Assignment Semester Project Paper Format FPGA Configuration Concepts FPGA Power Requirements |
Project Assignment Paper Requirements Xilinx Spartan 6 FPGA Configuration User Guide Xilnx Spartan 6 LX Family Switching Characteristics |
Semester Project | Homework 3 | ||||||||||||
| 8 | FEB 7 | TEAM PROJECT | |||||||||||||||
| 9 | FEB 12 | TEAM PROJECT | |||||||||||||||
| 10 | FEB 14 | TEAM PROJECT | |||||||||||||||
| 11 | FEB 19 | TEAM PROJECT | |||||||||||||||
| 12 | FEB 21 | TEAM PROJECT | |||||||||||||||
| 13 | FEB 26 | TEAM PROJECT | |||||||||||||||
| 14 | FEB 28 | TEAM PROJECT | |||||||||||||||
| 15 | MAR 5 | TEAM PROJECT | |||||||||||||||
| 12 | MAR 7 | TEAM PROJECT | |||||||||||||||
| MAR 12 | SPRING BREAK | ||||||||||||||||
| MAR 14 | SPRING BREAK | ||||||||||||||||
| 13 | MAR 19 | TEAM PROJECT | |||||||||||||||
| 14 | MAR 21 | TEAM PROJECT | |||||||||||||||
| 15 | MAR 26 | TEAM PROJECT | |||||||||||||||
| 16 | MAR 28 | TEAM PROJECT | |||||||||||||||
| 17 | APR 2 | TEAM PROJECT | |||||||||||||||
| 18 | APR 4 | TEAM PROJECT | |||||||||||||||
| 19 | APR 9 | TEAM PROJECT | 20 | APR 11 | TEAM PROJECT |
| |||||||||||
| 21 | APR 16 | TEAM PROJECT | 22 | APR 18 | TEAM PROJECT | 23 | APR 23 | TEAM PROJECT | |||||||||
| XX | APR 25 | PROJECT PRESENTATIONS |
