Difference between revisions of "Syllabus"
From CSE462 Wiki
Jump to navigationJump to searchLine 27: | Line 27: | ||
|- | |- | ||
|3 | |3 | ||
− | |JAN | + | |JAN 22 |
|Bit-Mapped Displays<br />Vivado Block RAM<br />COE Files<br />PCB Fundamentals<br />CAD Drafting Terminology<br />The ExpressPCB CAD Tool<br />ExpressPCB Board Properties<br />Advanced PCB Concepts | |Bit-Mapped Displays<br />Vivado Block RAM<br />COE Files<br />PCB Fundamentals<br />CAD Drafting Terminology<br />The ExpressPCB CAD Tool<br />ExpressPCB Board Properties<br />Advanced PCB Concepts | ||
|[[media:Vivado_Block_RAM_Tutorial.pdf|Vivado Block RAM Tutorial]]<br />[[media:Example_COE_File.pdf|Example COE File]]<br />[[media:0714IFD1.pdf|PCB Technology Article]]<br />[[media:Drafting_Manual.pdf|Drafting Manual]]<br />[https://www.amazon.com/Design-Dimensioning-Tolerancing-Bruce-Wilson/dp/1590703286/ref=la_B001K88VV6_1_3?s=books&ie=UTF8&qid=1517585859&sr=1-3 CAD Dimensioning Textbook]<br />[https://www.expresspcb.com/ ExpresPCB CAD Tool]<br />[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf |Express PCB Board Matrix]]<br />[[media:Reflection_Lecture.pdf|Reflection Lecture]]<br />[https://emclab.mst.edu/resources/tools/pcb-trace-impedance-calculator/ MS&T Trace Impedance Calculator]<br />[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]] | |[[media:Vivado_Block_RAM_Tutorial.pdf|Vivado Block RAM Tutorial]]<br />[[media:Example_COE_File.pdf|Example COE File]]<br />[[media:0714IFD1.pdf|PCB Technology Article]]<br />[[media:Drafting_Manual.pdf|Drafting Manual]]<br />[https://www.amazon.com/Design-Dimensioning-Tolerancing-Bruce-Wilson/dp/1590703286/ref=la_B001K88VV6_1_3?s=books&ie=UTF8&qid=1517585859&sr=1-3 CAD Dimensioning Textbook]<br />[https://www.expresspcb.com/ ExpresPCB CAD Tool]<br />[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf |Express PCB Board Matrix]]<br />[[media:Reflection_Lecture.pdf|Reflection Lecture]]<br />[https://emclab.mst.edu/resources/tools/pcb-trace-impedance-calculator/ MS&T Trace Impedance Calculator]<br />[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]] | ||
Line 35: | Line 35: | ||
|- | |- | ||
|4 | |4 | ||
− | |JAN | + | |JAN 24 |
| | | | ||
| | | | ||
Line 43: | Line 43: | ||
|- | |- | ||
|5 | |5 | ||
− | |JAN | + | |JAN 29 |
|Character Displays<br />PCB Power and Ground Considerations<br />Project Gantt Chart | |Character Displays<br />PCB Power and Ground Considerations<br />Project Gantt Chart | ||
|[[media:Gantt Chart.pdf|Project Gantt Chart]] | |[[media:Gantt Chart.pdf|Project Gantt Chart]] | ||
Line 51: | Line 51: | ||
|- | |- | ||
|6 | |6 | ||
− | | | + | |JAN 31 |
| | | | ||
| | | | ||
Line 59: | Line 59: | ||
|- | |- | ||
|7 | |7 | ||
− | |FEB | + | |FEB 5 |
|Semester Project Assignment<br />Semester Project Paper Format<br />FPGA Configuration Concepts<br />FPGA Power Requirements | |Semester Project Assignment<br />Semester Project Paper Format<br />FPGA Configuration Concepts<br />FPGA Power Requirements | ||
|[[media:SPRING_2018_PROJECT_ASSIGNMENT.pdf|Project Assignment]]<br />[[media:SPRING_2018_PAPER.pdf|Paper Requirements]]<br />[[media:ug380.pdf|Xilinx Spartan 6 FPGA Configuration User Guide]]<br />[[media:ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]] | |[[media:SPRING_2018_PROJECT_ASSIGNMENT.pdf|Project Assignment]]<br />[[media:SPRING_2018_PAPER.pdf|Paper Requirements]]<br />[[media:ug380.pdf|Xilinx Spartan 6 FPGA Configuration User Guide]]<br />[[media:ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]] | ||
Line 67: | Line 67: | ||
|- | |- | ||
|8 | |8 | ||
− | |FEB | + | |FEB 7 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
Line 75: | Line 75: | ||
|- | |- | ||
|9 | |9 | ||
− | |FEB | + | |FEB 12 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
Line 83: | Line 83: | ||
|- | |- | ||
|10 | |10 | ||
− | |FEB | + | |FEB 14 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
Line 91: | Line 91: | ||
|- | |- | ||
|11 | |11 | ||
− | |FEB | + | |FEB 19 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
Line 99: | Line 99: | ||
|- | |- | ||
|12 | |12 | ||
− | |FEB | + | |FEB 21 |
− | | | + | |TEAM PROJECT |
| | | | ||
| | | | ||
Line 107: | Line 107: | ||
|- | |- | ||
|13 | |13 | ||
− | | | + | |FEB 26 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
Line 114: | Line 114: | ||
|- | |- | ||
− | | | + | |14 |
− | | | + | |FEB 28 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
Line 122: | Line 122: | ||
|- | |- | ||
− | | | + | |15 |
− | | | + | |MAR 5 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
Line 131: | Line 131: | ||
|- | |- | ||
|12 | |12 | ||
− | | | + | |MAR 7 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
Line 139: | Line 139: | ||
|- | |- | ||
|13 | |13 | ||
− | | | + | |MAR 12 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | | ||
Line 147: | Line 147: | ||
|- | |- | ||
|14 | |14 | ||
− | | | + | |MAR 14 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | |
Revision as of 15:38, 13 December 2018
LECTURE | DATE | TOPICS | PREPARATION | ASSIGNED | DUE |
1 | JAN 15 | Course Introduction VGA Video Vivado Clocking Wizard VGA Skeleton VHDL NEXYS4 DDR Dev Board Manual NEXYS4 DDR Dev Board Schematic VHDL Tutorial Xilinx Vivado Tutorial |
Course Introduction VGA Video Vivado Clocking Wizard Tutorial VGA VHDL Skeleton Digilent NEXYS 4 DDR Development Board Manual Digilent NEXYS 4 DDR Development Board Schematics VHDL Tutorial Xilinx Vivado Tutorial |
Homework 1 | |
2 | JAN 17 | ||||
3 | JAN 22 | Bit-Mapped Displays Vivado Block RAM COE Files PCB Fundamentals CAD Drafting Terminology The ExpressPCB CAD Tool ExpressPCB Board Properties Advanced PCB Concepts |
Vivado Block RAM Tutorial Example COE File PCB Technology Article Drafting Manual CAD Dimensioning Textbook ExpresPCB CAD Tool Express PCB Board Matrix Reflection Lecture MS&T Trace Impedance Calculator Maximum ExpressPCB Trace Impedance |
Homework 2 | Homework 1 |
4 | JAN 24 | ||||
5 | JAN 29 | Character Displays PCB Power and Ground Considerations Project Gantt Chart |
Project Gantt Chart | Homework 3 | Homework 2 |
6 | JAN 31 | ||||
7 | FEB 5 | Semester Project Assignment Semester Project Paper Format FPGA Configuration Concepts FPGA Power Requirements |
Project Assignment Paper Requirements Xilinx Spartan 6 FPGA Configuration User Guide Xilnx Spartan 6 LX Family Switching Characteristics |
Semester Project | Homework 3 |
8 | FEB 7 | TEAM PROJECT | |||
9 | FEB 12 | TEAM PROJECT | |||
10 | FEB 14 | TEAM PROJECT | |||
11 | FEB 19 | TEAM PROJECT | |||
12 | FEB 21 | TEAM PROJECT | |||
13 | FEB 26 | TEAM PROJECT | |||
14 | FEB 28 | TEAM PROJECT | |||
15 | MAR 5 | TEAM PROJECT | |||
12 | MAR 7 | TEAM PROJECT | |||
13 | MAR 12 | TEAM PROJECT | |||
14 | MAR 14 | TEAM PROJECT | |||
14 | MAY 7 | PROJECT PRESENTATIONS |