Difference between revisions of "Syllabus"

From CSE462 Wiki
Jump to navigationJump to search
Line 20: Line 20:
 
|2
 
|2
 
|JAN 17
 
|JAN 17
 +
|
 +
|
 +
|
 +
|
 +
 +
|-
 +
|3
 +
|JAN 23
 
|Bit-Mapped Displays<br />Vivado Block RAM<br />COE Files<br />PCB Fundamentals<br />CAD Drafting Terminology<br />The ExpressPCB CAD Tool<br />ExpressPCB Board Properties<br />Advanced PCB Concepts
 
|Bit-Mapped Displays<br />Vivado Block RAM<br />COE Files<br />PCB Fundamentals<br />CAD Drafting Terminology<br />The ExpressPCB CAD Tool<br />ExpressPCB Board Properties<br />Advanced PCB Concepts
 
|[[media:Vivado_Block_RAM_Tutorial.pdf|Vivado Block RAM Tutorial]]<br />[[media:Example_COE_File.pdf|Example COE File]]<br />[[media:0714IFD1.pdf|PCB Technology Article]]<br />[[media:Drafting_Manual.pdf|Drafting Manual]]<br />[https://www.amazon.com/Design-Dimensioning-Tolerancing-Bruce-Wilson/dp/1590703286/ref=la_B001K88VV6_1_3?s=books&ie=UTF8&qid=1517585859&sr=1-3 CAD Dimensioning Textbook]<br />[https://www.expresspcb.com/ ExpresPCB CAD Tool]<br />[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf |Express PCB Board Matrix]]<br />[[media:Reflection_Lecture.pdf|Reflection Lecture]]<br />[https://emclab.mst.edu/resources/tools/pcb-trace-impedance-calculator/ MS&T Trace Impedance Calculator]<br />[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]]
 
|[[media:Vivado_Block_RAM_Tutorial.pdf|Vivado Block RAM Tutorial]]<br />[[media:Example_COE_File.pdf|Example COE File]]<br />[[media:0714IFD1.pdf|PCB Technology Article]]<br />[[media:Drafting_Manual.pdf|Drafting Manual]]<br />[https://www.amazon.com/Design-Dimensioning-Tolerancing-Bruce-Wilson/dp/1590703286/ref=la_B001K88VV6_1_3?s=books&ie=UTF8&qid=1517585859&sr=1-3 CAD Dimensioning Textbook]<br />[https://www.expresspcb.com/ ExpresPCB CAD Tool]<br />[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf |Express PCB Board Matrix]]<br />[[media:Reflection_Lecture.pdf|Reflection Lecture]]<br />[https://emclab.mst.edu/resources/tools/pcb-trace-impedance-calculator/ MS&T Trace Impedance Calculator]<br />[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]]
Line 26: Line 34:
  
 
|-
 
|-
|3
+
|4
|JAN 23
+
|JAN 28
 +
|
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|5
 +
|JAN 30
 
|Character Displays<br />PCB Power and Ground Considerations<br />Project Gantt Chart
 
|Character Displays<br />PCB Power and Ground Considerations<br />Project Gantt Chart
 
|[[media:Gantt Chart.pdf|Project Gantt Chart]]
 
|[[media:Gantt Chart.pdf|Project Gantt Chart]]
Line 34: Line 50:
  
 
|-
 
|-
|4
+
|6
|JAN 28
+
|FEB 5
 +
|
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|7
 +
|FEB 7
 
|Semester Project Assignment<br />Semester Project Paper Format<br />FPGA Configuration Concepts<br />FPGA Power Requirements
 
|Semester Project Assignment<br />Semester Project Paper Format<br />FPGA Configuration Concepts<br />FPGA Power Requirements
 
|[[media:SPRING_2018_PROJECT_ASSIGNMENT.pdf|Project Assignment]]<br />[[media:SPRING_2018_PAPER.pdf|Paper Requirements]]<br />[[media:ug380.pdf|Xilinx Spartan 6 FPGA Configuration User Guide]]<br />[[media:ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]]
 
|[[media:SPRING_2018_PROJECT_ASSIGNMENT.pdf|Project Assignment]]<br />[[media:SPRING_2018_PAPER.pdf|Paper Requirements]]<br />[[media:ug380.pdf|Xilinx Spartan 6 FPGA Configuration User Guide]]<br />[[media:ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]]
Line 42: Line 66:
  
 
|-
 
|-
|5
+
|8
|JAN 30
+
|FEB 12
 
|TEAM PROJECT
 
|TEAM PROJECT
 
|
 
|
Line 50: Line 74:
  
 
|-
 
|-
|6
+
|9
|FEB 23
+
|FEB 14
 
|TEAM PROJECT
 
|TEAM PROJECT
 
|
 
|
Line 58: Line 82:
  
 
|-
 
|-
|7
+
|10
|MAR 2
+
|FEB 19
 
|TEAM PROJECT
 
|TEAM PROJECT
 
|
 
|
Line 66: Line 90:
  
 
|-
 
|-
|8
+
|11
|MAR 9
+
|FEB 21
 
|TEAM PROJECT
 
|TEAM PROJECT
 
|
 
|
Line 74: Line 98:
  
 
|-
 
|-
|
+
|12
|MAR 16
+
|FEB 26
 
|SPRING BREAK
 
|SPRING BREAK
 
|
 
|
Line 82: Line 106:
  
 
|-
 
|-
|9
+
|13
 
|MAR 23
 
|MAR 23
 
|TEAM PROJECT
 
|TEAM PROJECT

Revision as of 15:34, 13 December 2018

CSE 462M SPRING 2019
LECTURE DATE TOPICS PREPARATION ASSIGNED DUE
1 JAN 15 Course Introduction
VGA Video
Vivado Clocking Wizard
VGA Skeleton VHDL
NEXYS4 DDR Dev Board Manual
NEXYS4 DDR Dev Board Schematic
VHDL Tutorial
Xilinx Vivado Tutorial
Course Introduction
VGA Video
Vivado Clocking Wizard Tutorial
VGA VHDL Skeleton
Digilent NEXYS 4 DDR Development Board Manual
Digilent NEXYS 4 DDR Development Board Schematics
VHDL Tutorial
Xilinx Vivado Tutorial
Homework 1
2 JAN 17
3 JAN 23 Bit-Mapped Displays
Vivado Block RAM
COE Files
PCB Fundamentals
CAD Drafting Terminology
The ExpressPCB CAD Tool
ExpressPCB Board Properties
Advanced PCB Concepts
Vivado Block RAM Tutorial
Example COE File
PCB Technology Article
Drafting Manual
CAD Dimensioning Textbook
ExpresPCB CAD Tool
Express PCB Board Matrix
Reflection Lecture
MS&T Trace Impedance Calculator
Maximum ExpressPCB Trace Impedance
Homework 2 Homework 1
4 JAN 28
5 JAN 30 Character Displays
PCB Power and Ground Considerations
Project Gantt Chart
Project Gantt Chart Homework 3 Homework 2
6 FEB 5
7 FEB 7 Semester Project Assignment
Semester Project Paper Format
FPGA Configuration Concepts
FPGA Power Requirements
Project Assignment
Paper Requirements
Xilinx Spartan 6 FPGA Configuration User Guide
Xilnx Spartan 6 LX Family Switching Characteristics
Semester Project Homework 3
8 FEB 12 TEAM PROJECT
9 FEB 14 TEAM PROJECT
10 FEB 19 TEAM PROJECT
11 FEB 21 TEAM PROJECT
12 FEB 26 SPRING BREAK
13 MAR 23 TEAM PROJECT
10 MAR 30 TEAM PROJECT
11 APR 6 TEAM PROJECT
12 APR 13 TEAM PROJECT
13 APR 20 TEAM PROJECT
14 APR 27 TEAM PROJECT
14 MAY 7 PROJECT PRESENTATIONS