Difference between revisions of "Syllabus"
From CSE462 Wiki
Jump to navigationJump to searchLine 1: | Line 1: | ||
{| class="wikitable" | {| class="wikitable" | ||
− | |+CSE 462M SPRING | + | |+CSE 462M SPRING 2019 |
|- | |- | ||
|LECTURE | |LECTURE | ||
Line 11: | Line 11: | ||
|- | |- | ||
|1 | |1 | ||
− | |JAN | + | |JAN 15 |
|Course Introduction<br />VGA Video<br />Vivado Clocking Wizard<br />VGA Skeleton VHDL<br />NEXYS4 DDR Dev Board Manual<br />NEXYS4 DDR Dev Board Schematic<br />VHDL Tutorial<br />Xilinx Vivado Tutorial | |Course Introduction<br />VGA Video<br />Vivado Clocking Wizard<br />VGA Skeleton VHDL<br />NEXYS4 DDR Dev Board Manual<br />NEXYS4 DDR Dev Board Schematic<br />VHDL Tutorial<br />Xilinx Vivado Tutorial | ||
|[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]]<br />[http://www.epanorama.net/documents/pc/vga_timing.html VGA Video]<br />[[media:Vivado_2017_Clocking_Wizard_Totorial.pdf|Vivado Clocking Wizard Tutorial]]<br />[[media:VGA_Skeleton.pdf|VGA VHDL Skeleton]]<br />[[media:Dev_Board_Manual.pdf|Digilent NEXYS 4 DDR Development Board Manual]]<br />[[media:Dev_Board_Schematics.pdf|Digilent NEXYS 4 DDR Development Board Schematics]]<br />[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Tutorial]]<br />[[media:Vivado_Tutorial.pdf|Xilinx Vivado Tutorial]] | |[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]]<br />[http://www.epanorama.net/documents/pc/vga_timing.html VGA Video]<br />[[media:Vivado_2017_Clocking_Wizard_Totorial.pdf|Vivado Clocking Wizard Tutorial]]<br />[[media:VGA_Skeleton.pdf|VGA VHDL Skeleton]]<br />[[media:Dev_Board_Manual.pdf|Digilent NEXYS 4 DDR Development Board Manual]]<br />[[media:Dev_Board_Schematics.pdf|Digilent NEXYS 4 DDR Development Board Schematics]]<br />[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Tutorial]]<br />[[media:Vivado_Tutorial.pdf|Xilinx Vivado Tutorial]] | ||
Line 19: | Line 19: | ||
|- | |- | ||
|2 | |2 | ||
− | |JAN | + | |JAN 17 |
|Bit-Mapped Displays<br />Vivado Block RAM<br />COE Files<br />PCB Fundamentals<br />CAD Drafting Terminology<br />The ExpressPCB CAD Tool<br />ExpressPCB Board Properties<br />Advanced PCB Concepts | |Bit-Mapped Displays<br />Vivado Block RAM<br />COE Files<br />PCB Fundamentals<br />CAD Drafting Terminology<br />The ExpressPCB CAD Tool<br />ExpressPCB Board Properties<br />Advanced PCB Concepts | ||
|[[media:Vivado_Block_RAM_Tutorial.pdf|Vivado Block RAM Tutorial]]<br />[[media:Example_COE_File.pdf|Example COE File]]<br />[[media:0714IFD1.pdf|PCB Technology Article]]<br />[[media:Drafting_Manual.pdf|Drafting Manual]]<br />[https://www.amazon.com/Design-Dimensioning-Tolerancing-Bruce-Wilson/dp/1590703286/ref=la_B001K88VV6_1_3?s=books&ie=UTF8&qid=1517585859&sr=1-3 CAD Dimensioning Textbook]<br />[https://www.expresspcb.com/ ExpresPCB CAD Tool]<br />[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf |Express PCB Board Matrix]]<br />[[media:Reflection_Lecture.pdf|Reflection Lecture]]<br />[https://emclab.mst.edu/resources/tools/pcb-trace-impedance-calculator/ MS&T Trace Impedance Calculator]<br />[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]] | |[[media:Vivado_Block_RAM_Tutorial.pdf|Vivado Block RAM Tutorial]]<br />[[media:Example_COE_File.pdf|Example COE File]]<br />[[media:0714IFD1.pdf|PCB Technology Article]]<br />[[media:Drafting_Manual.pdf|Drafting Manual]]<br />[https://www.amazon.com/Design-Dimensioning-Tolerancing-Bruce-Wilson/dp/1590703286/ref=la_B001K88VV6_1_3?s=books&ie=UTF8&qid=1517585859&sr=1-3 CAD Dimensioning Textbook]<br />[https://www.expresspcb.com/ ExpresPCB CAD Tool]<br />[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf |Express PCB Board Matrix]]<br />[[media:Reflection_Lecture.pdf|Reflection Lecture]]<br />[https://emclab.mst.edu/resources/tools/pcb-trace-impedance-calculator/ MS&T Trace Impedance Calculator]<br />[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]] | ||
Line 27: | Line 27: | ||
|- | |- | ||
|3 | |3 | ||
− | | | + | |JAN 23 |
|Character Displays<br />PCB Power and Ground Considerations<br />Project Gantt Chart | |Character Displays<br />PCB Power and Ground Considerations<br />Project Gantt Chart | ||
|[[media:Gantt Chart.pdf|Project Gantt Chart]] | |[[media:Gantt Chart.pdf|Project Gantt Chart]] | ||
Line 35: | Line 35: | ||
|- | |- | ||
|4 | |4 | ||
− | | | + | |JAN 28 |
|Semester Project Assignment<br />Semester Project Paper Format<br />FPGA Configuration Concepts<br />FPGA Power Requirements | |Semester Project Assignment<br />Semester Project Paper Format<br />FPGA Configuration Concepts<br />FPGA Power Requirements | ||
|[[media:SPRING_2018_PROJECT_ASSIGNMENT.pdf|Project Assignment]]<br />[[media:SPRING_2018_PAPER.pdf|Paper Requirements]]<br />[[media:ug380.pdf|Xilinx Spartan 6 FPGA Configuration User Guide]]<br />[[media:ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]] | |[[media:SPRING_2018_PROJECT_ASSIGNMENT.pdf|Project Assignment]]<br />[[media:SPRING_2018_PAPER.pdf|Paper Requirements]]<br />[[media:ug380.pdf|Xilinx Spartan 6 FPGA Configuration User Guide]]<br />[[media:ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]] | ||
Line 43: | Line 43: | ||
|- | |- | ||
|5 | |5 | ||
− | | | + | |JAN 30 |
|TEAM PROJECT | |TEAM PROJECT | ||
| | | |
Revision as of 15:23, 13 December 2018
LECTURE | DATE | TOPICS | PREPARATION | ASSIGNED | DUE |
1 | JAN 15 | Course Introduction VGA Video Vivado Clocking Wizard VGA Skeleton VHDL NEXYS4 DDR Dev Board Manual NEXYS4 DDR Dev Board Schematic VHDL Tutorial Xilinx Vivado Tutorial |
Course Introduction VGA Video Vivado Clocking Wizard Tutorial VGA VHDL Skeleton Digilent NEXYS 4 DDR Development Board Manual Digilent NEXYS 4 DDR Development Board Schematics VHDL Tutorial Xilinx Vivado Tutorial |
Homework 1 | |
2 | JAN 17 | Bit-Mapped Displays Vivado Block RAM COE Files PCB Fundamentals CAD Drafting Terminology The ExpressPCB CAD Tool ExpressPCB Board Properties Advanced PCB Concepts |
Vivado Block RAM Tutorial Example COE File PCB Technology Article Drafting Manual CAD Dimensioning Textbook ExpresPCB CAD Tool Express PCB Board Matrix Reflection Lecture MS&T Trace Impedance Calculator Maximum ExpressPCB Trace Impedance |
Homework 2 | Homework 1 |
3 | JAN 23 | Character Displays PCB Power and Ground Considerations Project Gantt Chart |
Project Gantt Chart | Homework 3 | Homework 2 |
4 | JAN 28 | Semester Project Assignment Semester Project Paper Format FPGA Configuration Concepts FPGA Power Requirements |
Project Assignment Paper Requirements Xilinx Spartan 6 FPGA Configuration User Guide Xilnx Spartan 6 LX Family Switching Characteristics |
Semester Project | Homework 3 |
5 | JAN 30 | TEAM PROJECT | |||
6 | FEB 23 | TEAM PROJECT | |||
7 | MAR 2 | TEAM PROJECT | |||
8 | MAR 9 | TEAM PROJECT | |||
MAR 16 | SPRING BREAK | ||||
9 | MAR 23 | TEAM PROJECT | |||
10 | MAR 30 | TEAM PROJECT | |||
11 | APR 6 | TEAM PROJECT | |||
12 | APR 13 | TEAM PROJECT | |||
13 | APR 20 | TEAM PROJECT | |||
14 | APR 27 | TEAM PROJECT | |||
14 | MAY 7 | PROJECT PRESENTATIONS |