Difference between revisions of "Syllabus"

From CSE462 Wiki
Jump to navigationJump to search
Line 44: Line 44:
 
|5
 
|5
 
|FEB 16
 
|FEB 16
|PROJECT
+
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 52: Line 52:
 
|6
 
|6
 
|FEB 23
 
|FEB 23
|PROJECT
+
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 60: Line 60:
 
|7
 
|7
 
|MAR 2
 
|MAR 2
|PROJECT
+
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 68: Line 68:
 
|8
 
|8
 
|MAR 9
 
|MAR 9
|PROJECT
+
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 77: Line 77:
 
|MAR 16
 
|MAR 16
 
|SPRING BREAK
 
|SPRING BREAK
|PROJECT
+
|
 
|
 
|
 
|
 
|
Line 84: Line 84:
 
|9
 
|9
 
|MAR 23
 
|MAR 23
|PROJECT
+
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 92: Line 92:
 
|10
 
|10
 
|MAR 30
 
|MAR 30
|PROJECT
+
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 100: Line 100:
 
|11
 
|11
 
|APR 6
 
|APR 6
|PROJECT
+
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 108: Line 108:
 
|12
 
|12
 
|APR 13
 
|APR 13
|PROJECT
+
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 116: Line 116:
 
|13
 
|13
 
|APR 20
 
|APR 20
|PROJECT
+
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 124: Line 124:
 
|14
 
|14
 
|APR 27
 
|APR 27
|PROJECT
+
|TEAM PROJECT
 
|
 
|
 
|
 
|

Revision as of 14:29, 8 May 2018

SPRING 2018
LECTURE DATE TOPICS PREPARATION ASSIGNED DUE
1 JAN 19 Course Introduction
VGA Video
Vivado Clocking Wizard
VGA Skeleton VHDL
NEXYS4 DDR Dev Board Manual
NEXYS4 DDR Dev Board Schematic
VHDL Tutorial
Xilinx Vivado Tutorial
Course Introduction
VGA Video
Vivado Clocking Wizard Tutorial
VGA VHDL Skeleton
Digilent NEXYS 4 DDR Development Board Manual
Digilent NEXYS 4 DDR Development Board Schematics
VHDL Tutorial
Xilinx Vivado Tutorial
Homework 1
2 JAN 26 Bit-Mapped Displays
Vivado Block RAM
COE Files
PCB Fundamentals
CAD Drafting Terminology
The ExpressPCB CAD Tool
ExpressPCB Board Properties
Advanced PCB Concepts
Vivado Block RAM Tutorial
Example COE File
PCB Technology Article
Drafting Manual
CAD Dimensioning Textbook
ExpresPCB CAD Tool
Express PCB Board Matrix
Reflection Lecture
MS&T Trace Impedance Calculator
Maximum ExpressPCB Trace Impedance
Homework 2 Homework 1
3 FEB 2 Character Displays
PCB Power and Ground Considerations
Project Gantt Chart
Project Gantt Chart Homework 3 Homework 2
4 FEB 9 Semester Project Assignment
Semester Project Paper Format
FPGA Configuration Concepts
FPGA Power Requirements
Project Assignment
Paper Requirements
Xilinx Spartan 6 FPGA Configuration User Guide
Xilnx Spartan 6 LX Family Switching Characteristics
Semester Project Homework 3
5 FEB 16 TEAM PROJECT
6 FEB 23 TEAM PROJECT
7 MAR 2 TEAM PROJECT
8 MAR 9 TEAM PROJECT
MAR 16 SPRING BREAK
9 MAR 23 TEAM PROJECT
10 MAR 30 TEAM PROJECT
11 APR 6 TEAM PROJECT
12 APR 13 TEAM PROJECT
13 APR 20 TEAM PROJECT
14 APR 27 TEAM PROJECT
14 MAY 7 PROJECT PRESENTATIONS