Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| Line 1: | Line 1: | ||
*[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]] | *[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]] | ||
| − | |||
| − | |||
| − | |||
*[[media:0714IFD1.pdf|Use Advanced PCB Technology to Produce 50% Smaller Product Designs]] | *[[media:0714IFD1.pdf|Use Advanced PCB Technology to Produce 50% Smaller Product Designs]] | ||
| Line 30: | Line 27: | ||
*[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Lecture]] | *[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Lecture]] | ||
| + | *[[media:FIFO_TUTORIAL.pdf|Xilinx ISE 14.7 FIFO Tutorial]] | ||
*[[media:ISE_VGA_Tutorial.pdf|Xilinx ISE 14.7 VGA Tutorial]] | *[[media:ISE_VGA_Tutorial.pdf|Xilinx ISE 14.7 VGA Tutorial]] | ||
*[[media:Simulation_Tutorial.pdf|Xilinx ISE Simulation Tutorial]] | *[[media:Simulation_Tutorial.pdf|Xilinx ISE Simulation Tutorial]] | ||
Revision as of 13:51, 4 May 2017
- Use Advanced PCB Technology to Produce 50% Smaller Product Designs
- Reflection Lecture
- Oscillators and Clock Distribution
- Lumped Lecture
- NTSC Video
- HP Mini 10 VGA HS and VS Signals
- Movie (rename .TXT file to .MOV)
- Caterpillar 9-bit Video (rename .TXT to .MP4)
- VHDL Lecture
- Xilinx ISE 14.7 FIFO Tutorial
- Xilinx ISE 14.7 VGA Tutorial
- Xilinx ISE Simulation Tutorial
- Spartan 3E VGA UCF File
- Spartan 3E Loopback UCF File (Instructor Only - N/A 2017)
- MCS File Tutorial
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
Links:
PCB Trace Impedance Calculator
Xilinx ISE Timing Constraints Strategies
