Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| Line 18: | Line 18: | ||
*[[media:HP_Mini_10_VGA_HS_and_VS.pdf|HP Mini 10 VGA HS and VS Signals]] | *[[media:HP_Mini_10_VGA_HS_and_VS.pdf|HP Mini 10 VGA HS and VS Signals]] | ||
*[[media:MOVIE.TXT|Movie (rename .TXT file to .MOV)]] | *[[media:MOVIE.TXT|Movie (rename .TXT file to .MOV)]] | ||
| + | *[[media:Caterpillar.txt|Caterpillar 9-bit Video (rename .TXT to .MP4)]] | ||
| + | |||
*[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Lecture]] | *[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Lecture]] | ||
Revision as of 18:21, 2 February 2017
- Use Advanced PCB Technology to Produce 50% Smaller Product Designs
- Reflection Lecture
- Maximum ExpressPCB Trace Impedance
- Oscillators and Clock Distribution
- Lumped Lecture
- NTSC Video
- HP Mini 10 VGA HS and VS Signals
- Movie (rename .TXT file to .MOV)
- Caterpillar 9-bit Video (rename .TXT to .MP4)
- VHDL Lecture
- Xilinx ISE 14.7 VGA Tutorial
- Xilinx ISE Simulation Tutorial
- Spartan 3E VGA UCF File
- Spartan 3E Loopback UCF File (Instructor Only - N/A 2017)
- MCS File Tutorial
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
Links:
PCB Trace Impedance Calculator
Xilinx ISE Timing Constraints Strategies
