Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| Line 4: | Line 4: | ||
*[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]] | *[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]] | ||
*[[media:AN-5017.pdf|LVDS Fundamentals]] | *[[media:AN-5017.pdf|LVDS Fundamentals]] | ||
| + | *[[mediaAN810.pdf|Understanding Flash ADCs] | ||
*[[media:fermilab-conf-07-601-e.pdf|Fermilab ADC/TDC in FPGA Paper]] | *[[media:fermilab-conf-07-601-e.pdf|Fermilab ADC/TDC in FPGA Paper]] | ||
*[[media:CreatingAnADCUsingFPGAResources.pdf|Lattice Semiconductor ADC White Paper]] | *[[media:CreatingAnADCUsingFPGAResources.pdf|Lattice Semiconductor ADC White Paper]] | ||
| Line 16: | Line 17: | ||
[http://emclab.mst.edu/pcbtlc2/ PCB Trace Impedance Calculator]] | [http://emclab.mst.edu/pcbtlc2/ PCB Trace Impedance Calculator]] | ||
| − | |||
| − | |||
[https://davidkessner.wordpress.com/2011/05/01/adc-in-an-fpga/ ADC in an FPGA (Part 1)] | [https://davidkessner.wordpress.com/2011/05/01/adc-in-an-fpga/ ADC in an FPGA (Part 1)] | ||
Revision as of 16:22, 13 January 2015
- Course Introduction
- Use Advanced PCB Technology to Produce 50% Smaller Product Designs
- Reflection Lecture
- Maximum ExpressPCB Trace Impedance
- LVDS Fundamentals
- [[mediaAN810.pdf|Understanding Flash ADCs]
- Fermilab ADC/TDC in FPGA Paper
- Lattice Semiconductor ADC White Paper
- VHDL Lecture
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
- IEEE Code of Ethics
- Employment Contract
Links:
