Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| Line 4: | Line 4: | ||
*[[media:Loopback_Timing_Diagram.jpg|Chalk Board Loopback Timing Diagram]] | *[[media:Loopback_Timing_Diagram.jpg|Chalk Board Loopback Timing Diagram]] | ||
*[[media:Loopback_Timing_Diagram.pdf|Updated Loopback Timing Diagram]] | *[[media:Loopback_Timing_Diagram.pdf|Updated Loopback Timing Diagram]] | ||
| + | *[[media:WDR_GPIFII.png|GPIF II Example]] | ||
*[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Lecture]] | *[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Lecture]] | ||
*[[media:State_Equal_Output_Moore_Example.pdf|State Equal Output Moore Machine Example]] | *[[media:State_Equal_Output_Moore_Example.pdf|State Equal Output Moore Machine Example]] | ||
Revision as of 16:42, 5 March 2013
- Customer Presentation
- Efficient Parallel Upsampling
- Chalk Board Loopback Block Diagram
- Chalk Board Loopback Timing Diagram
- Updated Loopback Timing Diagram
- GPIF II Example
- VHDL Lecture
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
- VHDL Lecture
- CPLD Timing 1
- CPLD Timing 2
- Metastability 1
- Metastability 2
- IEEE Code of Ethics
- Employment Contract
Links:
