Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| Line 13: | Line 13: | ||
Links: | Links: | ||
| − | [http://agile-sdr-solutions.com/] | + | [http://agile-sdr-solutions.com/ Agile Solutions] |
[http://www.xilinx.com/itp/xilinx4/data/docs/cgd/types2.html Xilinx Timing Model] | [http://www.xilinx.com/itp/xilinx4/data/docs/cgd/types2.html Xilinx Timing Model] | ||
Revision as of 16:44, 31 January 2013
- Customer Presentation
- Efficient Parallel Upsampling
- Chalk Board Loopback Block Diagram
- Chalk Board Loopback Timing Diagram
- Updated Loopback Timing Diagram
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
- VHDL Lecture
- Metastability 1
- Metastability 2
- IEEE Code of Ethics
- Employment Contract
Links:
