Difference between revisions of "Syllabus"
From CSE462 Wiki
Jump to navigationJump to search| Line 14: | Line 14: | ||
|Course Introduction<br />VGA Video<br />Vivado Clocking Wizard<br />VGA Skeleton VHDL<br />NEXYS4 DDR Dev Board Manual<br />NEXYS4 DDR Dev Board Schematic | |Course Introduction<br />VGA Video<br />Vivado Clocking Wizard<br />VGA Skeleton VHDL<br />NEXYS4 DDR Dev Board Manual<br />NEXYS4 DDR Dev Board Schematic | ||
|[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]]<br />[http://www.epanorama.net/documents/pc/vga_timing.html VGA Video]<br />[[media:Vivado_2017_Clocking_Wizard_Totorial.pdf|Vivado Clocking Wizard Tutorial]]<br />[[media:VGA_Skeleton.pdf|VGA VHDL Skeleton]]<br />[[media:Dev_Board_Manual.pdf|Digilent NEXYS 4 DDR Development Board Manual]]<br />[[media:Dev_Board_Schematics.pdf|Digilent NEXYS 4 DDR Development Board Schematics]] | |[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]]<br />[http://www.epanorama.net/documents/pc/vga_timing.html VGA Video]<br />[[media:Vivado_2017_Clocking_Wizard_Totorial.pdf|Vivado Clocking Wizard Tutorial]]<br />[[media:VGA_Skeleton.pdf|VGA VHDL Skeleton]]<br />[[media:Dev_Board_Manual.pdf|Digilent NEXYS 4 DDR Development Board Manual]]<br />[[media:Dev_Board_Schematics.pdf|Digilent NEXYS 4 DDR Development Board Schematics]] | ||
| − | | | + | |Homework 1 |
| | | | ||
| Line 21: | Line 21: | ||
|JAN 26 | |JAN 26 | ||
| | | | ||
| − | | | + | |Homework 2 |
| − | | | + | |Homework 1 |
| | | | ||
| Line 30: | Line 30: | ||
| | | | ||
| | | | ||
| − | | | + | |Homework 3 |
| − | | | + | |Homework 2 |
|- | |- | ||
| Line 38: | Line 38: | ||
| | | | ||
| | | | ||
| − | | | + | |Semester Project |
| − | | | + | |Homework 3 |
|- | |- | ||
Revision as of 17:59, 19 January 2018
| LECTURE | DATE | TOPICS | PREPARATION | ASSIGNED | DUE |
| 1 | JAN 19 | Course Introduction VGA Video Vivado Clocking Wizard VGA Skeleton VHDL NEXYS4 DDR Dev Board Manual NEXYS4 DDR Dev Board Schematic |
Course Introduction VGA Video Vivado Clocking Wizard Tutorial VGA VHDL Skeleton Digilent NEXYS 4 DDR Development Board Manual Digilent NEXYS 4 DDR Development Board Schematics |
Homework 1 | |
| 2 | JAN 26 | Homework 2 | Homework 1 | ||
| 3 | FEB 2 | Homework 3 | Homework 2 | ||
| 4 | FEB 9 | Semester Project | Homework 3 | ||
| 5 | FEB 16 | ||||
| 6 | FEB 23 | ||||
| 7 | MAR 2 | ||||
| 8 | MAR 9 | ||||
| MAR 16 | SPRING BREAK | ||||
| 9 | MAR 23 | ||||
| 10 | MAR 30 | ||||
| 11 | APR 6 | ||||
| 12 | APR 13 | ||||
| 13 | APR 20 | ||||
| 14 | APR 27 | ||||
| 14 | MAY 7 | PROJECT PRESENTATIONS |
