Difference between revisions of "Syllabus"
From CSE462 Wiki
Jump to navigationJump to search| Line 12: | Line 12: | ||
|1 | |1 | ||
|JAN 19 | |JAN 19 | ||
| − | |Course Introduction<br />VGA Video<br />Vivado Clocking Wizard<br />VGA Skeleton VHDL | + | |Course Introduction<br />VGA Video<br />Vivado Clocking Wizard<br />VGA Skeleton VHDL<br />NEXYS4 DDR Dev Board Manual<br />NEXYS4 DDR Dev Board Schematic |
| − | |[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]]<br />[http://www.epanorama.net/documents/pc/vga_timing.html VGA Video]<br />[[media:Vivado_2017_Clocking_Wizard_Totorial.pdf|Vivado Clocking Wizard Tutorial]]<br />[[media:VGA_Skeleton.pdf|VGA VHDL Skeleton]] | + | |[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]]<br />[http://www.epanorama.net/documents/pc/vga_timing.html VGA Video]<br />[[media:Vivado_2017_Clocking_Wizard_Totorial.pdf|Vivado Clocking Wizard Tutorial]]<br />[[media:VGA_Skeleton.pdf|VGA VHDL Skeleton]]<br />[[media:Dev_Board_Manual.pdf|Digilent NEXYS 4 DDR Development Board Manual]] |
| | | | ||
| | | | ||
Revision as of 20:10, 18 January 2018
| LECTURE | DATE | TOPICS | PREPARATION | ASSIGNED | DUE |
| 1 | JAN 19 | Course Introduction VGA Video Vivado Clocking Wizard VGA Skeleton VHDL NEXYS4 DDR Dev Board Manual NEXYS4 DDR Dev Board Schematic |
Course Introduction VGA Video Vivado Clocking Wizard Tutorial VGA VHDL Skeleton Digilent NEXYS 4 DDR Development Board Manual |
||
| 2 | JAN 26 | ||||
| 3 | FEB 2 | ||||
| 4 | FEB 9 | ||||
| 5 | FEB 16 | ||||
| 6 | FEB 23 | ||||
| 7 | MAR 2 | ||||
| 8 | MAR 9 | ||||
| MAR 16 | SPRING BREAK | ||||
| 9 | MAR 23 | ||||
| 10 | MAR 30 | ||||
| 11 | APR 6 | ||||
| 12 | APR 13 | ||||
| 13 | APR 20 | ||||
| 14 | APR 27 | ||||
| 14 | MAY 7 | PROJECT PRESENTATIONS |
