Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| (15 intermediate revisions by the same user not shown) | |||
| Line 6: | Line 6: | ||
*[[media:Oscillators_and_Clock_Distribution.pdf|Oscillators and Clock Distribution]] | *[[media:Oscillators_and_Clock_Distribution.pdf|Oscillators and Clock Distribution]] | ||
*[[media:Lumped_Lecture.pdf|Lumped Lecture]] | *[[media:Lumped_Lecture.pdf|Lumped Lecture]] | ||
| − | |||
| − | |||
*[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf|ExpressPCB Board Specifications]] | *[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf|ExpressPCB Board Specifications]] | ||
*[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]] | *[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]] | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| Line 26: | Line 17: | ||
*[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Lecture]] | *[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Lecture]] | ||
*[[media:FIFO_TUTORIAL.pdf|Xilinx ISE 14.7 FIFO Tutorial]] | *[[media:FIFO_TUTORIAL.pdf|Xilinx ISE 14.7 FIFO Tutorial]] | ||
| + | *[[media:Dualport_RAM_Tutorial.pdf|Xilinx ISE 14.7 Dualport RAM Tutorial]] | ||
| + | *[[media:DCM_Tutorial.pdf|Xilinx ISE 14.7 DCM Tutorial]] | ||
*[[media:ISE_VGA_Tutorial.pdf|Xilinx ISE 14.7 VGA Tutorial]] | *[[media:ISE_VGA_Tutorial.pdf|Xilinx ISE 14.7 VGA Tutorial]] | ||
*[[media:Using_LVDS_Inputs.pdf|Xilinx ISE 14.7 LVDS Input Tutorial]] | *[[media:Using_LVDS_Inputs.pdf|Xilinx ISE 14.7 LVDS Input Tutorial]] | ||
*[[media:Simulation_Tutorial.pdf|Xilinx ISE 14.7 Simulation Tutorial]] | *[[media:Simulation_Tutorial.pdf|Xilinx ISE 14.7 Simulation Tutorial]] | ||
| − | |||
| − | |||
*[[media:MCS_File_Tutorial.pdf|Xilinx ISE 14.7 MCS File Tutorial]] | *[[media:MCS_File_Tutorial.pdf|Xilinx ISE 14.7 MCS File Tutorial]] | ||
| + | *[[media:Vga.pdf|Xilinx ISE 14.7 Digilent Spartan 3E Board VGA UCF File]] | ||
| + | *[[media:loopback.pdf|Xilnix ISE 14.7 Digilent Spartan 3E Board Loopback UCF File (Instructor Only)]] | ||
| Line 39: | Line 32: | ||
| − | + | *[[media:Employment Contract - Clean.pdf|Example Corporate Employment Contract]] | |
| − | *[[media:Employment Contract - Clean.pdf|Employment Contract]] | + | |
Links: | Links: | ||
| + | |||
| + | [http://www.fpga4fun.com/HDMI.html HDMI Info] | ||
[http://www.epanorama.net/documents/pc/vga_timing.html VGA Timing] | [http://www.epanorama.net/documents/pc/vga_timing.html VGA Timing] | ||
| Line 54: | Line 49: | ||
[http://www.acm.org/about/code-of-ethics?searchterm=code+of+ethics ACM Code of Ethics] | [http://www.acm.org/about/code-of-ethics?searchterm=code+of+ethics ACM Code of Ethics] | ||
| − | [http:// | + | [http://www.ieee.org/about/corporate/governance/p7-8.html IEEE Code of Ethics] |
Latest revision as of 16:45, 12 January 2018
- Use Advanced PCB Technology to Produce 50% Smaller Product Designs
- Reflection Lecture
- Oscillators and Clock Distribution
- Lumped Lecture
- ExpressPCB Board Specifications
- Maximum ExpressPCB Trace Impedance
- VHDL Lecture
- Xilinx ISE 14.7 FIFO Tutorial
- Xilinx ISE 14.7 Dualport RAM Tutorial
- Xilinx ISE 14.7 DCM Tutorial
- Xilinx ISE 14.7 VGA Tutorial
- Xilinx ISE 14.7 LVDS Input Tutorial
- Xilinx ISE 14.7 Simulation Tutorial
- Xilinx ISE 14.7 MCS File Tutorial
- Xilinx ISE 14.7 Digilent Spartan 3E Board VGA UCF File
- Xilnix ISE 14.7 Digilent Spartan 3E Board Loopback UCF File (Instructor Only)
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
Links:
PCB Trace Impedance Calculator
Xilinx ISE Timing Constraints Strategies
