Difference between revisions of "Syllabus"

From CSE462 Wiki
Jump to navigationJump to search
 
(55 intermediate revisions by the same user not shown)
Line 1: Line 1:
−
#Digital-to-Analog Converters
+
{| class="wikitable"
−
##R-2R Ladder DAC
+
|+CSE 462M SPRING 20xx
−
##Delta-Sigma DAC
+
|-
−
##Other Types
+
|LECTURE
−
#Analog-to-Digital Converters
+
|DATE
−
# FPGAs
+
|TOPICS
−
## Actel and Xilinx FPGAs
+
|PREPARATION
−
## Tool Support
+
|ASSIGNED
−
## Development Scripts
+
|DUE
−
# The Universal Serial Bus
+
 
−
## The Universal Serial Bus V1.1, V2.0, and V3.0
+
|-
−
## The FTDI and Cypress USB Chips
+
|1
−
## Prototype Boards
+
|JAN 15
−
# VHDL
+
|Course Introduction<br />VGA Video<br />Vivado Clocking Wizard<br />VGA Skeleton VHDL<br />NEXYS4 DDR Dev Board Manual<br />NEXYS4 DDR Dev Board Schematic<br />VHDL Tutorial<br />Xilinx Vivado Tutorial
−
## VHDL Review
+
|[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]]<br />[http://www.epanorama.net/documents/pc/vga_timing.html VGA Video]<br />[[media:Vivado_2017_Clocking_Wizard_Totorial.pdf|Vivado Clocking Wizard Tutorial]]<br />[[media:VGA_Skeleton.pdf|VGA VHDL Skeleton]]<br />[[media:Dev_Board_Manual.pdf|Digilent NEXYS 4 DDR Development Board Manual]]<br />[[media:Dev_Board_Schematics.pdf|Digilent NEXYS 4 DDR Development Board Schematics]]<br />[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Tutorial]]<br />[[media:Vivado_Tutorial.pdf|Xilinx Vivado Tutorial]]
−
## Synthesizable VHDL
+
|Homework 1
−
# Semester Project Requirements
+
|
−
## Requirements
+
 
−
## Basic Block Diagram
+
|-
−
## Testing
+
|2
−
# Advanced Topics
+
|JAN 17
−
## PCI
+
|
−
## Firewire
+
|
−
# Professional and Ethical Responsibilities, Lifelong Learning
+
|
−
## ACM Code of Ethics
+
|
−
## IEEE Code of Ethics
+
 
−
## Lifelong Learning
+
|-
 +
|3
 +
|JAN 22
 +
|Bit-Mapped Displays<br />Vivado Block RAM<br />COE Files<br />PCB Fundamentals<br />CAD Drafting Terminology<br />The ExpressPCB CAD Tool<br />ExpressPCB Board Properties<br />Advanced PCB Concepts
 +
|[[media:Vivado_Block_RAM_Tutorial.pdf|Vivado Block RAM Tutorial]]<br />[[media:Example_COE_File.pdf|Example COE File]]<br />[[media:0714IFD1.pdf|PCB Technology Article]]<br />[[media:Drafting_Manual.pdf|Drafting Manual]]<br />[https://www.amazon.com/Design-Dimensioning-Tolerancing-Bruce-Wilson/dp/1590703286/ref=la_B001K88VV6_1_3?s=books&ie=UTF8&qid=1517585859&sr=1-3 CAD Dimensioning Textbook]<br />[https://www.expresspcb.com/ ExpresPCB CAD Tool]<br />[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf |Express PCB Board Matrix]]<br />[[media:Reflection_Lecture.pdf|Reflection Lecture]]<br />[https://emclab.mst.edu/resources/tools/pcb-trace-impedance-calculator/ MS&T Trace Impedance Calculator]<br />[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]]
 +
|Homework 2
 +
|Homework 1
 +
 
 +
|-
 +
|4
 +
|JAN 24
 +
|
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|5
 +
|JAN 29
 +
|Character Displays<br />PCB Power and Ground Considerations<br />Project Gantt Chart
 +
|[[media:Gantt Chart.pdf|Project Gantt Chart]]
 +
|Homework 3
 +
|Homework 2
 +
 
 +
|-
 +
|6
 +
|JAN 31
 +
|
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|7
 +
|FEB 5
 +
|Semester Project Assignment<br />Semester Project Paper Format<br />FPGA Configuration Concepts<br />FPGA Power Requirements
 +
|[[media:SPRING_2018_PROJECT_ASSIGNMENT.pdf|Project Assignment]]<br />[[media:SPRING_2018_PAPER.pdf|Paper Requirements]]<br />[[media:ug380.pdf|Xilinx Spartan 6 FPGA Configuration User Guide]]<br />[[media:ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]]
 +
|Semester Project
 +
|Homework 3
 +
 
 +
|-
 +
|8
 +
|FEB 7
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|9
 +
|FEB 12
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|10
 +
|FEB 14
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|11
 +
|FEB 19
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|12
 +
|FEB 21
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|13
 +
|FEB 26
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|14
 +
|FEB 28
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|15
 +
|MAR 5
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|16
 +
|MAR 7
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|
 +
|MAR 12
 +
|SPRING BREAK
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|
 +
|MAR 14
 +
|SPRING BREAK
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|17
 +
|MAR 19
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|18
 +
|MAR 21
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|19
 +
|MAR 26
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|20
 +
|MAR 28
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|21
 +
|APR 2
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|22
 +
|APR 4
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|23
 +
|APR 9
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|24
 +
|APR 11
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
 
 +
|-
 +
|25
 +
|APR 16
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|26
 +
|APR 18
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|27
 +
|APR 23
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|28
 +
|APR 25
 +
|PROJECT PRESENTATIONS
 +
|
 +
|
 +
|
 +
 
 +
|}

Latest revision as of 20:42, 8 January 2019

CSE 462M SPRING 20xx
LECTURE DATE TOPICS PREPARATION ASSIGNED DUE
1 JAN 15 Course Introduction
VGA Video
Vivado Clocking Wizard
VGA Skeleton VHDL
NEXYS4 DDR Dev Board Manual
NEXYS4 DDR Dev Board Schematic
VHDL Tutorial
Xilinx Vivado Tutorial 		Course Introduction
VGA Video
Vivado Clocking Wizard Tutorial
VGA VHDL Skeleton
Digilent NEXYS 4 DDR Development Board Manual
Digilent NEXYS 4 DDR Development Board Schematics
VHDL Tutorial
Xilinx Vivado Tutorial 		Homework 1
2 JAN 17
3 JAN 22 Bit-Mapped Displays
Vivado Block RAM
COE Files
PCB Fundamentals
CAD Drafting Terminology
The ExpressPCB CAD Tool
ExpressPCB Board Properties
Advanced PCB Concepts 		Vivado Block RAM Tutorial
Example COE File
PCB Technology Article
Drafting Manual
CAD Dimensioning Textbook
ExpresPCB CAD Tool
Express PCB Board Matrix
Reflection Lecture
MS&T Trace Impedance Calculator
Maximum ExpressPCB Trace Impedance 		Homework 2 Homework 1
4 JAN 24
5 JAN 29 Character Displays
PCB Power and Ground Considerations
Project Gantt Chart 		Project Gantt Chart Homework 3 Homework 2
6 JAN 31
7 FEB 5 Semester Project Assignment
Semester Project Paper Format
FPGA Configuration Concepts
FPGA Power Requirements 		Project Assignment
Paper Requirements
Xilinx Spartan 6 FPGA Configuration User Guide
Xilnx Spartan 6 LX Family Switching Characteristics 		Semester Project Homework 3
8 FEB 7 TEAM PROJECT
9 FEB 12 TEAM PROJECT
10 FEB 14 TEAM PROJECT
11 FEB 19 TEAM PROJECT
12 FEB 21 TEAM PROJECT
13 FEB 26 TEAM PROJECT
14 FEB 28 TEAM PROJECT
15 MAR 5 TEAM PROJECT
16 MAR 7 TEAM PROJECT
MAR 12 SPRING BREAK
MAR 14 SPRING BREAK
17 MAR 19 TEAM PROJECT
18 MAR 21 TEAM PROJECT
19 MAR 26 TEAM PROJECT
20 MAR 28 TEAM PROJECT
21 APR 2 TEAM PROJECT
22 APR 4 TEAM PROJECT
23 APR 9 TEAM PROJECT
24 APR 11 TEAM PROJECT


25 APR 16 TEAM PROJECT
26 APR 18 TEAM PROJECT
27 APR 23 TEAM PROJECT
28 APR 25 PROJECT PRESENTATIONS
Retrieved from "http://classes.engineering.wustl.edu/cse462/index.php?title=Syllabus&oldid=1099"