Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| Line 10: | Line 10: | ||
*[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf|ExpressPCB Board Specifications]] | *[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf|ExpressPCB Board Specifications]] | ||
*[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]] | *[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]] | ||
| − | |||
| − | |||
| − | |||
Revision as of 14:09, 4 May 2017
- Use Advanced PCB Technology to Produce 50% Smaller Product Designs
- Reflection Lecture
- Oscillators and Clock Distribution
- Lumped Lecture
- VHDL Lecture
- Xilinx ISE 14.7 FIFO Tutorial
- Xilinx ISE 14.7 Dualport RAM Tutorial
- Xilinx ISE 14.7 DCM Tutorial
- Xilinx ISE 14.7 VGA Tutorial
- Xilinx ISE 14.7 LVDS Input Tutorial
- Xilinx ISE 14.7 Simulation Tutorial
- Xilinx ISE 14.7 Spartan 3E Development Board VGA UCF File
- Xilnix ISE 14.7 Spartan 3E Development Board Loopback UCF File (Instructor Only)
- Xilinx ISE 14.7 MCS File Tutorial
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
Links:
PCB Trace Impedance Calculator
Xilinx ISE Timing Constraints Strategies
