Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| Line 28: | Line 28: | ||
*[[media:ISE_VGA_Tutorial.pdf|Xilinx ISE 14.7 VGA Tutorial]] | *[[media:ISE_VGA_Tutorial.pdf|Xilinx ISE 14.7 VGA Tutorial]] | ||
*[[media:Using_LVDS_Inputs.pdf|Xilinx ISE 14.7 LVDS Input Tutorial]] | *[[media:Using_LVDS_Inputs.pdf|Xilinx ISE 14.7 LVDS Input Tutorial]] | ||
| − | *[[media:Simulation_Tutorial.pdf|Xilinx ISE Simulation Tutorial]] | + | *[[media:Simulation_Tutorial.pdf|Xilinx ISE 14.7 Simulation Tutorial]] |
*[[media:Vga.pdf|Spartan 3E VGA UCF File]] | *[[media:Vga.pdf|Spartan 3E VGA UCF File]] | ||
*[[media:loopback.pdf|Spartan 3E Loopback UCF File (Instructor Only - N/A 2017)]] | *[[media:loopback.pdf|Spartan 3E Loopback UCF File (Instructor Only - N/A 2017)]] | ||
Revision as of 13:57, 4 May 2017
- Use Advanced PCB Technology to Produce 50% Smaller Product Designs
- Reflection Lecture
- Oscillators and Clock Distribution
- Lumped Lecture
- VHDL Lecture
- Xilinx ISE 14.7 FIFO Tutorial
- Xilinx ISE 14.7 VGA Tutorial
- Xilinx ISE 14.7 LVDS Input Tutorial
- Xilinx ISE 14.7 Simulation Tutorial
- Spartan 3E VGA UCF File
- Spartan 3E Loopback UCF File (Instructor Only - N/A 2017)
- MCS File Tutorial
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
Links:
PCB Trace Impedance Calculator
Xilinx ISE Timing Constraints Strategies
