Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to searchLine 7: | Line 7: | ||
*[[media:0714IFD1.pdf|Use Advanced PCB Technology to Produce 50% Smaller Product Designs]] | *[[media:0714IFD1.pdf|Use Advanced PCB Technology to Produce 50% Smaller Product Designs]] | ||
*[[media:Reflection_Lecture.pdf|Reflection Lecture]] | *[[media:Reflection_Lecture.pdf|Reflection Lecture]] | ||
− | |||
*[[media:Oscillators_and_Clock_Distribution.pdf|Oscillators and Clock Distribution]] | *[[media:Oscillators_and_Clock_Distribution.pdf|Oscillators and Clock Distribution]] | ||
*[[media:Lumped_Lecture.pdf|Lumped Lecture]] | *[[media:Lumped_Lecture.pdf|Lumped Lecture]] | ||
+ | |||
+ | |||
+ | *[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf|ExpressPCB Board Specifications]] | ||
+ | *[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]] | ||
Revision as of 14:58, 9 February 2017
- Use Advanced PCB Technology to Produce 50% Smaller Product Designs
- Reflection Lecture
- Oscillators and Clock Distribution
- Lumped Lecture
- NTSC Video
- HP Mini 10 VGA HS and VS Signals
- Movie (rename .TXT file to .MOV)
- Caterpillar 9-bit Video (rename .TXT to .MP4)
- VHDL Lecture
- Xilinx ISE 14.7 VGA Tutorial
- Xilinx ISE Simulation Tutorial
- Spartan 3E VGA UCF File
- Spartan 3E Loopback UCF File (Instructor Only - N/A 2017)
- MCS File Tutorial
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
Links:
PCB Trace Impedance Calculator
Xilinx ISE Timing Constraints Strategies