Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| Line 10: | Line 10: | ||
*[[media:Dualport_RAM_Tutorial.pdf|Dualport RAM Tutorial]] | *[[media:Dualport_RAM_Tutorial.pdf|Dualport RAM Tutorial]] | ||
| − | |||
| − | |||
| − | |||
| Line 40: | Line 37: | ||
[http://www.xilinx.com/itp/xilinx10/isehelp/ise_c_constraints_timing_strategies.htm Xilinx ISE Timing Constraints Strategies] | [http://www.xilinx.com/itp/xilinx10/isehelp/ise_c_constraints_timing_strategies.htm Xilinx ISE Timing Constraints Strategies] | ||
| + | |||
| + | [http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/pim_c_introduction_indirect_programming.htm Introduction to Xilinx Indirect Programming] | ||
[http://www.acm.org/about/code-of-ethics?searchterm=code+of+ethics ACM Code of Ethics] | [http://www.acm.org/about/code-of-ethics?searchterm=code+of+ethics ACM Code of Ethics] | ||
Revision as of 14:34, 1 March 2016
- Use Advanced PCB Technology to Produce 50% Smaller Product Designs
- Reflection Lecture
- Maximum ExpressPCB Trace Impedance
- Oscillators and Clock Distribution
- Lumped Lecture
- VHDL Lecture
- Xilinx ISE 14.7 VGA Tutorial
- Xilinx ISE Simulation Tutorial
- Spartan 3E Loopback UCF File (Instructor Only)
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
Links:
PCB Trace Impedance Calculator
Xilinx ISE Timing Constraints Strategies
