Difference between revisions of "Lecture Notes"
From CSE462 Wiki
Jump to navigationJump to search| Line 1: | Line 1: | ||
| + | *[[media:0714IFD1.pdf|Use Advanced PCB Technology to Produce 50% Smaller Product Designs]] | ||
*[[media:Reflection_Lecture.pdf|Reflection Lecture]] | *[[media:Reflection_Lecture.pdf|Reflection Lecture]] | ||
*[[media:AN-5017.pdf|LVDS Fundamentals]] | *[[media:AN-5017.pdf|LVDS Fundamentals]] | ||
*[[media:fermilab-conf-07-601-e.pdf|Fermilab ADC/TDC in FPGA Paper]] | *[[media:fermilab-conf-07-601-e.pdf|Fermilab ADC/TDC in FPGA Paper]] | ||
*[[media:CreatingAnADCUsingFPGAResources.pdf|Lattice Semiconductor ADC White Paper]] | *[[media:CreatingAnADCUsingFPGAResources.pdf|Lattice Semiconductor ADC White Paper]] | ||
| − | |||
*[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Lecture]] | *[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Lecture]] | ||
*[[media:State_Equal_Output_Moore_Example_Fixed.pdf|State Equal Output Moore Machine Example]] | *[[media:State_Equal_Output_Moore_Example_Fixed.pdf|State Equal Output Moore Machine Example]] | ||
Revision as of 15:04, 13 January 2015
- Use Advanced PCB Technology to Produce 50% Smaller Product Designs
- Reflection Lecture
- LVDS Fundamentals
- Fermilab ADC/TDC in FPGA Paper
- Lattice Semiconductor ADC White Paper
- VHDL Lecture
- State Equal Output Moore Machine Example
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
- IEEE Code of Ethics
- Employment Contract
Links:
