Difference between revisions of "Syllabus"
From CSE462 Wiki
Jump to navigationJump to searchLine 1: | Line 1: | ||
# The Universal Serial Bus | # The Universal Serial Bus | ||
− | ## The Universal Serial Bus V1.1 and | + | ## The Universal Serial Bus V1.1, V2.0, and V3.0 |
## The FTDI and Cypress USB Chips | ## The FTDI and Cypress USB Chips | ||
## Prototype Boards | ## Prototype Boards |
Revision as of 02:56, 5 January 2013
- The Universal Serial Bus
- The Universal Serial Bus V1.1, V2.0, and V3.0
- The FTDI and Cypress USB Chips
- Prototype Boards
- FPGAs
- Actel and Xilinx FPGAs
- Tool Support
- Development Scripts
- VHDL
- VHDL Review
- Synthesizable VHDL
- Semester Project Requirements
- Requirements
- Basic Block Diagram
- Testing
- Advanced Topics
- PCI
- Firewire
- Professional and Ethical Responsibilities, Lifelong Learning
- ACM Code of Ethics
- IEEE Code of Ethics
- Lifelong Learning