Difference between revisions of "Syllabus"

From CSE462 Wiki
Jump to navigationJump to search
 
(13 intermediate revisions by the same user not shown)
Line 1: Line 1:
 
{| class="wikitable"
 
{| class="wikitable"
−
|+SPRING 2018
+
|+CSE 462M SPRING 20xx
 
|-
 
|-
 
|LECTURE
 
|LECTURE
Line 11: Line 11:
 
|-
 
|-
 
|1
 
|1
−
|JAN 19
+
|JAN 15
 
|Course Introduction<br />VGA Video<br />Vivado Clocking Wizard<br />VGA Skeleton VHDL<br />NEXYS4 DDR Dev Board Manual<br />NEXYS4 DDR Dev Board Schematic<br />VHDL Tutorial<br />Xilinx Vivado Tutorial
 
|Course Introduction<br />VGA Video<br />Vivado Clocking Wizard<br />VGA Skeleton VHDL<br />NEXYS4 DDR Dev Board Manual<br />NEXYS4 DDR Dev Board Schematic<br />VHDL Tutorial<br />Xilinx Vivado Tutorial
 
|[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]]<br />[http://www.epanorama.net/documents/pc/vga_timing.html VGA Video]<br />[[media:Vivado_2017_Clocking_Wizard_Totorial.pdf|Vivado Clocking Wizard Tutorial]]<br />[[media:VGA_Skeleton.pdf|VGA VHDL Skeleton]]<br />[[media:Dev_Board_Manual.pdf|Digilent NEXYS 4 DDR Development Board Manual]]<br />[[media:Dev_Board_Schematics.pdf|Digilent NEXYS 4 DDR Development Board Schematics]]<br />[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Tutorial]]<br />[[media:Vivado_Tutorial.pdf|Xilinx Vivado Tutorial]]
 
|[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]]<br />[http://www.epanorama.net/documents/pc/vga_timing.html VGA Video]<br />[[media:Vivado_2017_Clocking_Wizard_Totorial.pdf|Vivado Clocking Wizard Tutorial]]<br />[[media:VGA_Skeleton.pdf|VGA VHDL Skeleton]]<br />[[media:Dev_Board_Manual.pdf|Digilent NEXYS 4 DDR Development Board Manual]]<br />[[media:Dev_Board_Schematics.pdf|Digilent NEXYS 4 DDR Development Board Schematics]]<br />[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Tutorial]]<br />[[media:Vivado_Tutorial.pdf|Xilinx Vivado Tutorial]]
Line 19: Line 19:
 
|-
 
|-
 
|2
 
|2
−
|JAN 26
+
|JAN 17
 +
|
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|3
 +
|JAN 22
 
|Bit-Mapped Displays<br />Vivado Block RAM<br />COE Files<br />PCB Fundamentals<br />CAD Drafting Terminology<br />The ExpressPCB CAD Tool<br />ExpressPCB Board Properties<br />Advanced PCB Concepts
 
|Bit-Mapped Displays<br />Vivado Block RAM<br />COE Files<br />PCB Fundamentals<br />CAD Drafting Terminology<br />The ExpressPCB CAD Tool<br />ExpressPCB Board Properties<br />Advanced PCB Concepts
 
|[[media:Vivado_Block_RAM_Tutorial.pdf|Vivado Block RAM Tutorial]]<br />[[media:Example_COE_File.pdf|Example COE File]]<br />[[media:0714IFD1.pdf|PCB Technology Article]]<br />[[media:Drafting_Manual.pdf|Drafting Manual]]<br />[https://www.amazon.com/Design-Dimensioning-Tolerancing-Bruce-Wilson/dp/1590703286/ref=la_B001K88VV6_1_3?s=books&ie=UTF8&qid=1517585859&sr=1-3 CAD Dimensioning Textbook]<br />[https://www.expresspcb.com/ ExpresPCB CAD Tool]<br />[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf |Express PCB Board Matrix]]<br />[[media:Reflection_Lecture.pdf|Reflection Lecture]]<br />[https://emclab.mst.edu/resources/tools/pcb-trace-impedance-calculator/ MS&T Trace Impedance Calculator]<br />[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]]
 
|[[media:Vivado_Block_RAM_Tutorial.pdf|Vivado Block RAM Tutorial]]<br />[[media:Example_COE_File.pdf|Example COE File]]<br />[[media:0714IFD1.pdf|PCB Technology Article]]<br />[[media:Drafting_Manual.pdf|Drafting Manual]]<br />[https://www.amazon.com/Design-Dimensioning-Tolerancing-Bruce-Wilson/dp/1590703286/ref=la_B001K88VV6_1_3?s=books&ie=UTF8&qid=1517585859&sr=1-3 CAD Dimensioning Textbook]<br />[https://www.expresspcb.com/ ExpresPCB CAD Tool]<br />[[media:ExpressPCB-Service-Matrix-12-7-2016.pdf |Express PCB Board Matrix]]<br />[[media:Reflection_Lecture.pdf|Reflection Lecture]]<br />[https://emclab.mst.edu/resources/tools/pcb-trace-impedance-calculator/ MS&T Trace Impedance Calculator]<br />[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]]
Line 26: Line 34:
  
 
|-
 
|-
−
|3
+
|4
−
|FEB 2
+
|JAN 24
 +
|
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|5
 +
|JAN 29
 
|Character Displays<br />PCB Power and Ground Considerations<br />Project Gantt Chart
 
|Character Displays<br />PCB Power and Ground Considerations<br />Project Gantt Chart
 
|[[media:Gantt Chart.pdf|Project Gantt Chart]]
 
|[[media:Gantt Chart.pdf|Project Gantt Chart]]
Line 34: Line 50:
  
 
|-
 
|-
−
|4
+
|6
−
|FEB 9
+
|JAN 31
 +
|
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|7
 +
|FEB 5
 
|Semester Project Assignment<br />Semester Project Paper Format<br />FPGA Configuration Concepts<br />FPGA Power Requirements
 
|Semester Project Assignment<br />Semester Project Paper Format<br />FPGA Configuration Concepts<br />FPGA Power Requirements
−
|[[media:SPRING_2018_PROJECT_ASSIGNMENT.pdf|Project Assignment]]<br />[[media:SPRING_2018_PAPER.pdf|Paper Requirements]]
+
|[[media:SPRING_2018_PROJECT_ASSIGNMENT.pdf|Project Assignment]]<br />[[media:SPRING_2018_PAPER.pdf|Paper Requirements]]<br />[[media:ug380.pdf|Xilinx Spartan 6 FPGA Configuration User Guide]]<br />[[media:ds162.pdf|Xilnx Spartan 6 LX Family Switching Characteristics]]
 
|Semester Project
 
|Semester Project
 
|Homework 3
 
|Homework 3
  
 
|-
 
|-
−
|5
+
|8
−
|FEB 16
+
|FEB 7
 +
|TEAM PROJECT
 +
|
 +
|
 
|
 
|
 +
 +
|-
 +
|9
 +
|FEB 12
 +
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 50: Line 82:
  
 
|-
 
|-
−
|6
+
|10
−
|FEB 23
+
|FEB 14
 +
|TEAM PROJECT
 +
|
 +
|
 +
|
 +
 
 +
|-
 +
|11
 +
|FEB 19
 +
|TEAM PROJECT
 +
|
 +
|
 
|
 
|
 +
 +
|-
 +
|12
 +
|FEB 21
 +
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 58: Line 106:
  
 
|-
 
|-
−
|7
+
|13
−
|MAR 2
+
|FEB 26
 +
|TEAM PROJECT
 +
|
 +
|
 
|
 
|
 +
 +
|-
 +
|14
 +
|FEB 28
 +
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 66: Line 122:
  
 
|-
 
|-
−
|8
+
|15
−
|MAR 9
+
|MAR 5
 +
|TEAM PROJECT
 +
|
 +
|
 
|
 
|
 +
 +
|-
 +
|16
 +
|MAR 7
 +
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 75: Line 139:
 
|-
 
|-
 
|
 
|
−
|MAR 16
+
|MAR 12
 
|SPRING BREAK
 
|SPRING BREAK
 
|
 
|
Line 82: Line 146:
  
 
|-
 
|-
−
|9
 
−
|MAR 23
 
 
|
 
|
 +
|MAR 14
 +
|SPRING BREAK
 +
|
 +
|
 +
|
 +
 +
|-
 +
|17
 +
|MAR 19
 +
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 90: Line 162:
  
 
|-
 
|-
−
|10
+
|18
−
|MAR 30
+
|MAR 21
 +
|TEAM PROJECT
 
|
 
|
 +
|
 +
|
 +
 +
|-
 +
|19
 +
|MAR 26
 +
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 98: Line 178:
  
 
|-
 
|-
−
|11
+
|20
−
|APR 6
+
|MAR 28
 +
|TEAM PROJECT
 +
|
 +
|
 
|
 
|
 +
 +
|-
 +
|21
 +
|APR 2
 +
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 106: Line 194:
  
 
|-
 
|-
−
|12
+
|22
−
|APR 13
+
|APR 4
 +
|TEAM PROJECT
 +
|
 
|
 
|
 +
|
 +
 +
|-
 +
|23
 +
|APR 9
 +
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 114: Line 210:
  
 
|-
 
|-
−
|13
+
|24
−
|APR 20
+
|APR 11
 +
|TEAM PROJECT
 +
|
 +
|
 
|
 
|
 +
 +
 +
|-
 +
|25
 +
|APR 16
 +
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 122: Line 227:
  
 
|-
 
|-
−
|14
+
|26
−
|APR 27
+
|APR 18
 +
|TEAM PROJECT
 +
|
 
|
 
|
 +
|
 +
 +
|-
 +
|27
 +
|APR 23
 +
|TEAM PROJECT
 
|
 
|
 
|
 
|
Line 130: Line 243:
  
 
|-
 
|-
−
|14
+
|28
−
|MAY 7
+
|APR 25
 
|PROJECT PRESENTATIONS
 
|PROJECT PRESENTATIONS
 
|
 
|

Latest revision as of 20:42, 8 January 2019

CSE 462M SPRING 20xx
LECTURE DATE TOPICS PREPARATION ASSIGNED DUE
1 JAN 15 Course Introduction
VGA Video
Vivado Clocking Wizard
VGA Skeleton VHDL
NEXYS4 DDR Dev Board Manual
NEXYS4 DDR Dev Board Schematic
VHDL Tutorial
Xilinx Vivado Tutorial 		Course Introduction
VGA Video
Vivado Clocking Wizard Tutorial
VGA VHDL Skeleton
Digilent NEXYS 4 DDR Development Board Manual
Digilent NEXYS 4 DDR Development Board Schematics
VHDL Tutorial
Xilinx Vivado Tutorial 		Homework 1
2 JAN 17
3 JAN 22 Bit-Mapped Displays
Vivado Block RAM
COE Files
PCB Fundamentals
CAD Drafting Terminology
The ExpressPCB CAD Tool
ExpressPCB Board Properties
Advanced PCB Concepts 		Vivado Block RAM Tutorial
Example COE File
PCB Technology Article
Drafting Manual
CAD Dimensioning Textbook
ExpresPCB CAD Tool
Express PCB Board Matrix
Reflection Lecture
MS&T Trace Impedance Calculator
Maximum ExpressPCB Trace Impedance 		Homework 2 Homework 1
4 JAN 24
5 JAN 29 Character Displays
PCB Power and Ground Considerations
Project Gantt Chart 		Project Gantt Chart Homework 3 Homework 2
6 JAN 31
7 FEB 5 Semester Project Assignment
Semester Project Paper Format
FPGA Configuration Concepts
FPGA Power Requirements 		Project Assignment
Paper Requirements
Xilinx Spartan 6 FPGA Configuration User Guide
Xilnx Spartan 6 LX Family Switching Characteristics 		Semester Project Homework 3
8 FEB 7 TEAM PROJECT
9 FEB 12 TEAM PROJECT
10 FEB 14 TEAM PROJECT
11 FEB 19 TEAM PROJECT
12 FEB 21 TEAM PROJECT
13 FEB 26 TEAM PROJECT
14 FEB 28 TEAM PROJECT
15 MAR 5 TEAM PROJECT
16 MAR 7 TEAM PROJECT
MAR 12 SPRING BREAK
MAR 14 SPRING BREAK
17 MAR 19 TEAM PROJECT
18 MAR 21 TEAM PROJECT
19 MAR 26 TEAM PROJECT
20 MAR 28 TEAM PROJECT
21 APR 2 TEAM PROJECT
22 APR 4 TEAM PROJECT
23 APR 9 TEAM PROJECT
24 APR 11 TEAM PROJECT


25 APR 16 TEAM PROJECT
26 APR 18 TEAM PROJECT
27 APR 23 TEAM PROJECT
28 APR 25 PROJECT PRESENTATIONS
Retrieved from "http://classes.engineering.wustl.edu/cse462/index.php?title=Syllabus&oldid=1099"