Difference between revisions of "Lecture Notes"

From CSE460t Wiki
Jump to navigationJump to search
Line 12: Line 12:
 
*[[media:Example3.vhd|VHDL Example 3]]
 
*[[media:Example3.vhd|VHDL Example 3]]
 
*[[media:Example4.vhd|VHDL Example 4]]
 
*[[media:Example4.vhd|VHDL Example 4]]
 +
*[[media:Example4Technology.pdf|VHDL Example 4 Xilinx Spartan 6 Technology Map Schematic]]
 
*[[media:Example5.vhd|VHDL Example 5]]
 
*[[media:Example5.vhd|VHDL Example 5]]
 +
*[[media:Example5Technology.pdf|VHDL Example 5 Xilinx Spartan 6 Technology Map Schematic]]
 
*[[media:Example6.vhd|VHDL Example 6]]
 
*[[media:Example6.vhd|VHDL Example 6]]
 +
*[[media:Example6Technology.pdf|VHDL Example 6 Xilinx Spartan 6 Technology Map Schematic]]
 
*[[media:Example7.vhd|VHDL Example 7]]
 
*[[media:Example7.vhd|VHDL Example 7]]
 +
*[[media:Example7Technology.pdf|VHDL Example 7 Xilinx Spartan 6 Technology Map Schematic]]
 
*[[media:Metastability 1.pdf|Anomalous Behavior of Synchronizer and Arbiter Circuits]]
 
*[[media:Metastability 1.pdf|Anomalous Behavior of Synchronizer and Arbiter Circuits]]
 
*[[media:Metastability 2.pdf|Measured Flip-Flop Responses to Marginal Triggering]]
 
*[[media:Metastability 2.pdf|Measured Flip-Flop Responses to Marginal Triggering]]

Revision as of 19:19, 30 January 2012