Difference between revisions of "Syllabus"

From CSE460t Wiki
Jump to navigationJump to search
 
(8 intermediate revisions by the same user not shown)
Line 1: Line 1:
# The Universal Serial Bus
+
# Boolean Algebra
## The Universal Serial Bus V1.1 and V2.0
+
# Two-Level Combinational Logic Minimization
## The FTDI and Cypress USB Chips
+
## K-Maps
## Prototype Boards
+
## Quine-McCluskey
# FPGAs
+
### Single Functions
## Actel and Xilinx FPGAs
+
### Single Functions with Don't Cares
## Tool Support
+
### Multiple-Output Functions
## Development Scripts
+
### Multiple-Output Functions with Don't Cares
# VHDL
+
# Decomposition
## VHDL Review
+
# Technology Mapping to K-Input LUTs
## Synthesizable VHDL
+
# Sequential Systems
# Semester Project Requirements
+
## State Minimization of Completely Specified Machines
## Requirements
+
### Partition Tables
## Basic Block Diagram
+
### Implication Tables
## Testing
+
## State Minimization of Incompletely Specified Machines
 +
### Implication Tables
 +
# Asynchronous Machines
 +
# Metastability
 +
# Design of the D Flip-Flop
 
# Advanced Topics
 
# Advanced Topics
## PCI
 
## Firewire
 
# Professional and Ethical Responsibilities, Lifelong Learning
 
## ACM Code of Ethics
 
## IEEE Code of Ethics
 
## Lifelong Learning
 

Latest revision as of 01:57, 13 January 2014

  1. Boolean Algebra
  2. Two-Level Combinational Logic Minimization
    1. K-Maps
    2. Quine-McCluskey
      1. Single Functions
      2. Single Functions with Don't Cares
      3. Multiple-Output Functions
      4. Multiple-Output Functions with Don't Cares
  3. Decomposition
  4. Technology Mapping to K-Input LUTs
  5. Sequential Systems
    1. State Minimization of Completely Specified Machines
      1. Partition Tables
      2. Implication Tables
    2. State Minimization of Incompletely Specified Machines
      1. Implication Tables
  6. Asynchronous Machines
  7. Metastability
  8. Design of the D Flip-Flop
  9. Advanced Topics