Difference between revisions of "Lecture Notes"
From CSE362 Wiki
Jump to navigationJump to searchLine 51: | Line 51: | ||
File:Where_To_Go_From_Here.pdf| Where to Go From Here | File:Where_To_Go_From_Here.pdf| Where to Go From Here | ||
</gallery> | </gallery> | ||
+ | [http://en.wikipedia.org/wiki/Microcode Microcode] | ||
+ | |||
[http://en.wikipedia.org/wiki/Intel_P5 The First Superscalar X86 CPU: The P5] | [http://en.wikipedia.org/wiki/Intel_P5 The First Superscalar X86 CPU: The P5] | ||
Revision as of 15:28, 22 November 2011
- Testbench.pdf
One-Bus SRC Simulation
- Synthesis Report.pdf
XC3S500E-4 SRC Synthesis Report
- Place&Route.pdf
XC3S500E-4 SRC Place and Route Report
- Timing Report.pdf
XC3S500E-4 SRC Timing Report
- Microprogrammed SRC Control Unit.pdf
Microprogrammed SRC
- Microcodedsrcvhdl.zip
One-Bus Microcoded SRC VHDL
The First Superscalar X86 CPU: The P5
Original AMD Athlon on Wikipedia
HP TC 1000 Crusoe-Based Tablet PC
- Eprom Example.pdf
SRC EPROM Example
- Multimastersrcvhdl.zip
Multi-Master SRC VHDL
- State Equal Output Moore Example.pdf
State Equal Output Moore Example