Difference between revisions of "Lecture Notes"
From CSE362 Wiki
Jump to navigationJump to searchLine 88: | Line 88: | ||
[http://en.wikipedia.org/wiki/VLIW VLIW on Wikipedia] | [http://en.wikipedia.org/wiki/VLIW VLIW on Wikipedia] | ||
+ | |||
+ | [http://en.wikipedia.org/wiki/Josh_Fisher The Father of VLIW: Josh Fisher] | ||
[http://www.research.ibm.com/vliw/ VLIW at IBM] | [http://www.research.ibm.com/vliw/ VLIW at IBM] |
Revision as of 20:11, 19 November 2014
- Microprogrammed SRC Control Unit.pdf
Microprogrammed SRC
- Microcodedsrcvhdl.zip
One-Bus Microcoded SRC VHDL
The First 16-bit X86 CPU with Memory Management and Protected Mode: The Intel 80286
The First 32-bit X86 CPU: The Intel 80386
The First Tightly Pipelined X86 CPU: The Intel 80486
The First Superscalar X86 CPU: The Intel P5
The First 64-bit X86 CPU: The AMD Opteron
Original AMD Athlon on Wikipedia
The Father of VLIW: Josh Fisher
Intel's First VLIW CPU (Failure): The i860
HP TC 1000 Crusoe-Based Tablet PC
Thread (Computing) on Wikipedia
Simultaneous Multithreading on Wikipedia
SPARC T1 "Multi-threaded" CPU on Wikipedia
SPARC T3 "Multi-threaded" CPU on Wikipedia
History of Supercomputing on Wikipedia
Cluster Computing on Wikipedia
Hennessy and Patterson on the Intel i7
- Multimastersrcvhdl.zip
Multi-Master SRC VHDL