|
|
| Line 1: |
Line 1: |
| − | # The General Purpose Machine
| + | {| class="wikitable" |
| − | ## User's View
| + | |+FALL 2017 |
| − | ## Programmer's View
| + | |- |
| − | ## Architect's View
| + | |LECTURE |
| − | ## Logic Designer's View
| + | |DATE |
| − | # Machines, Machine Languages and Digital Logic
| + | |TOPICS |
| − | ## Classification of Computers
| + | |PREPARATION |
| − | ### 4-, 3-, 2-, 1-, and 0-Address Instructions
| + | |ASSIGNED |
| − | ### Stack-based Machines
| + | |DUE |
| − | ### General Register Machines (1 1/2 Address Machines)
| + | |
| − | ### Load/Store Machines
| + | |- |
| − | ## Instruction Types
| + | |1 |
| − | ### Data Movement Instructions
| + | |AUG 28 |
| − | ### Arithmetic and Logic Instructions
| + | |Course Introduction<br />Number Systems<br />Base Conversion<br />Arithmetic Operations<br />Codes |
| − | ### Branch Instructions
| + | |[[media:Einstein.pdf|Course Introduction]]<br />[[media:Mano_ch01_images.pdf|Chapter 1]]<br />[[media:The_Reflected_Binary_(Gray)_Code.pdf|The Reflected Binary (Gray) Code]] |
| − | ## Introduction of the SRC (Simple RISC Computer)
| + | |Homework 1 |
| − | ### SRC Instruction Set
| + | | |
| − | ### SRC Assembler/Simulator*
| + | |
| − | ## Using RTN (Register Transfer Notation)
| + | |
| − | ### RTN Description of the SRC*
| + | |- |
| − | ## Addressing Modes (w/RTN Descriptions)
| + | |27 |
| − | ### Immediate Addressing
| + | |DEC 6 |
| − | ### Direct Addressing
| + | |Exam 3 |
| − | ### Indirect Addressing
| + | | |
| − | ### Register Direct Addressing
| + | | |
| − | ### Register Indirect Addressing
| + | | |
| − | ### Displacement-based Addressing
| + | |
| − | ### Indexed Addressing
| + | |} |
| − | ### Relative Addressing
| |
| − | ## Hardware Implications of RTN
| |
| − | # Processor Design
| |
| − | ## Introduction to the Design Process
| |
| − | ## 1-Bus SRC Microarchitecture (w/VHDL Model)*
| |
| − | ### Data Path
| |
| − | ### Control
| |
| − | ## 2-Bus SRC Microarchitecture
| |
| − | ## 3-Bus SRC Microarchitecture
| |
| − | ## Reset Considerations
| |
| − | ## Exceptions/Interrupts
| |
| − | # Memory System Design
| |
| − | ## Components of the Memory System
| |
| − | ## Memory Types
| |
| − | ### EPROM
| |
| − | #### Example: SRC EPROM Memory Subsystem*
| |
| − | ### SRAM
| |
| − | #### Example: SRC SRAM Memory Subsystem*
| |
| − | ### DRAM (FPM, EDO, VRAM)
| |
| − | #### Example: SRC DRAM Memory Subsystem*
| |
| − | ### SDRAM (SDRAM, DDR, DDR2)
| |
| − | ### FLASH Memory
| |
| − | ## Memory Modules
| |
| − | ### Example: 72-pin 16 MB FPM DRAM DIMM
| |
| − | ### Example: 144-pin 64 MB EDO DRAM DIMM
| |
| − | ### Example: 184-pin 128 MB ECC DDR DRAM DIMM
| |
| − | ## Two-Level Hierarchy
| |
| − | ## Cache
| |
| − | ### Associative Caches*
| |
| − | ### Direct-Mapped Caches*
| |
| − | ### N-Way Set-Associative Caches*
| |
| − | ### Read/Write/Replacement Policies*
| |
| − | ## Virtual Memory
| |
| − | ### Segmentation
| |
| − | ### Paging
| |
| − | ### Regaining Lost Ground: The TLB
| |
| − | ## Overall Memory Subsystem with Introduction to I/O Issues
| |
| − | # Input/Output
| |
| − | ## I/O Subsystems Overview
| |
| − | ## Programmed I/O
| |
| − | ### General Principles
| |
| − | ### Example: SRC Stereo Audio Card Using Programmed I/O(w/VHDL Model)*
| |
| − | ## Interrupt-Driven I/O
| |
| − | ## DMA (Direct Memory Access)
| |
| − | ### General Principles
| |
| − | ### Example: SRC Stereo Audio Card Using DMA Engine(w/VHDL Model)*
| |
| − | ### Example: PCI(e)
| |
| − | #### Parallel vs. Serial I/O Buses
| |
| − | ## I/O Error Detection and Correction*
| |
| − | ### Parity
| |
| − | ### Hamming/SECDED Codes (ECC Memory)
| |
| − | ### CRC Codes
| |
| − | # Peripherals and Peripheral Buses
| |
| − | ## RS-232C
| |
| − | ## Universal Serial Bus V2.0
| |
| − | ## IEEE 1394 (Firewire)
| |
| − | ## Video
| |
| − | ### RS-170
| |
| − | ### NTSC
| |
| − | ### VGA, SVGA, HDTV
| |
| − | ### GPUs
| |
| − | #### Example: NVIDIA FERMI CUDA GPU Architecture
| |
| − | #### Example: Simple GPU for the 1-bus SRC
| |
| − | ## Hard Disks
| |
| − | # Advanced Topics
| |
| − | ## Pipelining
| |
| − | ### General Principles
| |
| − | ### Example: Pipelined SRC (w/VHDL Model)*
| |
| − | ### Flynn Limit
| |
| − | ## Instruction Level Parallelism
| |
| − | ### Superscalar Processors
| |
| − | #### General Principles
| |
| − | #### Example: Intel Pentium (1st Superscalar X86 CPU)
| |
| − | #### Example: AMD K7 (9-issue, Speculative Out-of-Order Execution, etc.)
| |
| − | ### VLIW Machines
| |
| − | #### General Principles (Joseph Fisher)
| |
| − | #### Example: IBM VLIW Prototype
| |
| − | #### Example: Intel i860
| |
| − | #### Example: Intel Itanium/EPIC
| |
| − | ## Microprogramming
| |
| − | ### General Principles
| |
| − | ### Example: Microprogrammed SRC (w/VHDL Model)*
| |
| − | ## Code Morphing
| |
| − | ### Example CPU: Transmeta Crusoe
| |
| − | ### Example System: HP Laptop
| |
| − | ## Extending the Address Space
| |
| − | ### 16- to 32-bit: Intel 80386
| |
| − | ### 32- to 64-bit: AMD Hammer vs Intel Itanium
| |
| − | ## Multicore CPUs
| |
| − | ### Amdahl's Law
| |
| − | ### Symetric Multiprocessing (SMP)
| |
| − | #### Example: Intel i7-980X
| |
| − | ### Cache Coherency
| |
| − | #### MESI (Illinois Protocol)
| |
| − | #### MESIF (Intel starting with Nahelem)
| |
| − | #### MOESI (AMD starting with AMD64)
| |
| − | #### MERSI (Power PC G4)
| |
| − | ### Simultaneous Multi-Threading (SMT)
| |
| − | #### Intel Hyperthreading
| |
| − | #### Sun Microsystems Barrel Processors
| |
| − | ### ccNUMA
| |
| − | #### AMD Opteron
| |
| − | ### OpenMP
| |
| − | ### Intel Xeon Phi
| |
