Difference between revisions of "Lecture Notes"
Line 74: | Line 74: | ||
File:Hyperthreaded_SRC_Concept.pdf|Hyper-Threaded SRC Concept | File:Hyperthreaded_SRC_Concept.pdf|Hyper-Threaded SRC Concept | ||
File:O13-024-sparc-t5-architecture-1920540.pdf|SPARC T5 | File:O13-024-sparc-t5-architecture-1920540.pdf|SPARC T5 | ||
+ | File:Intel_Xeon_Phi_Whitepaper.pdf|Intel Xeon Phi Whitepaper | ||
File:High-performance-xeon-phi-coprocessor-brief.pdf|Intel Xeon Phi | File:High-performance-xeon-phi-coprocessor-brief.pdf|Intel Xeon Phi | ||
File:Expressing_Parallelism.pdf| Expressing Parallelism | File:Expressing_Parallelism.pdf| Expressing Parallelism |
Revision as of 16:33, 1 December 2015
- Microprogrammed SRC Control Unit.pdf
Microprogrammed SRC
- Microcodedsrcvhdl.zip
One-Bus Microcoded SRC VHDL
The Intel 8086/8088: The Original IBM PC CPU
The First 16-bit X86 CPU with Memory Management and Protected Mode: The Intel 80286
The First 32-bit X86 CPU: The Intel 80386
The First Tightly Pipelined X86 CPU: The Intel 80486
The First Superscalar X86 CPU: The Intel P5
The First 64-bit X86 CPU: The AMD Opteron
Original AMD Athlon on Wikipedia
The Father of VLIW: Josh Fisher
Intel's First VLIW CPU (Failure): The i860
How the Itanium Killed the Computer Industry
HP and Intel Effectively Kill off Itanium
HP TC 1000 Crusoe-Based Tablet PC
Thread (Computing) on Wikipedia
Simultaneous Multithreading on Wikipedia
SPARC T1 "Multi-threaded" CPU on Wikipedia
SPARC T3 "Multi-threaded" CPU on Wikipedia
Implementing Scalable Atomic Locks for Multi-Core Intel® EM64T and IA32 Architectures
History of Supercomputing on Wikipedia
Cluster Computing on Wikipedia
Hennessy and Patterson on the Intel i7
- Multimastersrcvhdl.zip
Multi-Master SRC VHDL
- 2-Bit Flash ADC.png
2-Bit Pipelined Flash ADC